Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp128965pxa; Thu, 13 Aug 2020 22:27:21 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzK+NhrnmAqy1oLes21AOc6OM3FCnKhFYjvyeII/aSEi0yIkHfmbRHssdWVhfyGsNhIykDZ X-Received: by 2002:a17:906:eb90:: with SMTP id mh16mr848417ejb.10.1597382841025; Thu, 13 Aug 2020 22:27:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1597382841; cv=none; d=google.com; s=arc-20160816; b=tLPy1WT4uX06E/Y7gbWA8Q8yTSOkaNDM17uDlq6bzUKwA4qVs0B7+JMnn99gOk76dz gLGnCG3B8NSg1FoCqKWvgZ5futlIxGquqY5qsBBDF8G0tBAJj5fQClMxAPddUMwFULUF ZWGlprRI+cJKKLlBufUvN/1ihn91G5ZBbKwosVxMoLbwJ/Fi5O+RfJsN1Bo2SaDP5ECk st8RNS+oUO5ugbZP+mFBQsxj4O+P4YKotadA7dWSFfAeqmM9YvNhCTuRv7PiYqLCkDE8 zV8AZxMLOPpOPibL/+esOeMFD7YnGDQI7uJF7qO9F5PboMImeprzzUnIvKwyOGNAe8Zp 0j4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=weJuAbGrFvkCpS1jutDZ4/ZiQXzamEAGkLG1Y4W++uk=; b=DuWAn5cFmfUU1DxdPnAuY6c5bQpDXzeTCjgi9/KpgQN00hWV2IHdtQfGbDqD6RVqmp QjWHZWH0bsukrjWokmmMQPkIsvJ1c2QXHDfMNKJOV6UIG7w6EonXDRKXcPOH2ZIC1cSW i+cv6Cruzz9MMHhQ8P/OBjTQYuHOZRfgdVBh17JmKw2i/eIr9ITBcZi26CNIDjjQnUWB LI06slsEf9wn3t5CgySxYqtg/d5wwJbBy0GoJDpv2blUTL5kxG5AP5rT25MsYij2J5hx 1oX41tdHyY+8d4xIhCmdw6ZvTKrAbSvUmm7Q9uL699sGaH9OIW8nCbR7PbrRFIsijqMM avyw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d11si4264618edh.571.2020.08.13.22.26.55; Thu, 13 Aug 2020 22:27:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726139AbgHNF0T (ORCPT + 99 others); Fri, 14 Aug 2020 01:26:19 -0400 Received: from mga01.intel.com ([192.55.52.88]:55320 "EHLO mga01.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726006AbgHNF0T (ORCPT ); Fri, 14 Aug 2020 01:26:19 -0400 IronPort-SDR: Iwt1zagFxcft1F42k4+W7zDW6nqCmZcAV8V5sqrDYOZYDXMhc+7shhHEnzFTyZ5r+UQSF4p+ur cWJUMFX9dyzw== X-IronPort-AV: E=McAfee;i="6000,8403,9712"; a="172407432" X-IronPort-AV: E=Sophos;i="5.76,311,1592895600"; d="scan'208";a="172407432" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 Aug 2020 22:26:18 -0700 IronPort-SDR: I1UZJv6Mw/hmmkU8I2qKAU6YkZWvIpCuZwUZ0y8MTAQd2PZY/ks4gs5DqTRlOXM259S3MBMNKc x2G3Q6Y0EKyA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.76,311,1592895600"; d="scan'208";a="277042360" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by fmsmga007.fm.intel.com with ESMTP; 13 Aug 2020 22:26:16 -0700 From: Amireddy Mallikarjuna reddy To: dmaengine@vger.kernel.org, vkoul@kernel.org, devicetree@vger.kernel.org, robh+dt@kernel.org Cc: linux-kernel@vger.kernel.org, andriy.shevchenko@intel.com, cheol.yong.kim@intel.com, qi-ming.wu@intel.com, chuanhua.lei@linux.intel.com, mallikarjunax.reddy@linux.intel.com, malliamireddy009@gmail.com Subject: [PATCH v5 0/2] Add Intel LGM soc DMA support Date: Fri, 14 Aug 2020 13:26:08 +0800 Message-Id: X-Mailer: git-send-email 2.11.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add DMA controller driver for Lightning Mountain(LGM) family of SoCs. The main function of the DMA controller is the transfer of data from/to any DPlus compliant peripheral to/from the memory. A memory to memory copy capability can also be configured. This ldma driver is used for configure the device and channnels for data and control paths. These controllers provide DMA capabilities for a variety of on-chip devices such as SSC, HSNAND and GSWIP. ------------- Future Plans: ------------- LGM SOC also supports Hardware Memory Copy engine. The role of the HW Memory copy engine is to offload memory copy operations from the CPU. Amireddy Mallikarjuna reddy (2): dt-bindings: dma: Add bindings for intel LGM SOC Add Intel LGM soc DMA support. .../devicetree/bindings/dma/intel,ldma.yaml | 319 ++++ drivers/dma/Kconfig | 2 + drivers/dma/Makefile | 1 + drivers/dma/lgm/Kconfig | 9 + drivers/dma/lgm/Makefile | 2 + drivers/dma/lgm/lgm-dma.c | 1944 ++++++++++++++++++++ include/linux/dma/lgm_dma.h | 27 + 7 files changed, 2304 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/intel,ldma.yaml create mode 100644 drivers/dma/lgm/Kconfig create mode 100644 drivers/dma/lgm/Makefile create mode 100644 drivers/dma/lgm/lgm-dma.c create mode 100644 include/linux/dma/lgm_dma.h -- 2.11.0