Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2062381pxa; Sun, 16 Aug 2020 22:28:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyQKXP8nqBOVPT2VlpgiwVBOtZKRu3gJGFHaMJVZfWKAAMmUawrXvu2E1o5OH9aXv+dx87b X-Received: by 2002:a17:906:d8b6:: with SMTP id qc22mr14312627ejb.468.1597642104082; Sun, 16 Aug 2020 22:28:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1597642104; cv=none; d=google.com; s=arc-20160816; b=iQkmUrt35uh+jAEju58VOJ6YsYodllCoVJiVg0XW2lB8gH09X6L6/ahjYKJVyaSjKv CxijdLd/g0ybrV0QkxdjrfZgwWaz/EbR5oScP0s8tlHxhTLdAV8Up1FT1i2hKtYTsUaW YIQesT1N0XbwCdo9kinlk9mtRPLfU4WX0i9rjQB6QzPHkRiZQoZsMD81RPWOulOLgpbC Zr9DZsJKJFDl+d1GSGLx0RfNrHDEDF5YEu6xybQO/OVGEpWcRSU53rnUDSaVBzp1gRmR q8b/qJYeuo2lW4NxMon6h9fHuvNqdVP912Mg9PBHGvdgkCiLUXRXial9B0OVrWDpRd5w ztEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:ironport-sdr:ironport-sdr; bh=TLeXwj+rzl849yN9nM4aBO8eQtPr3xdM2GEDHV78acY=; b=aTVpt7BNWDvTU2IEL384Wx5wvzBVCiqxfwQvU5w8MXTXDQWuLe21A/W/HYg/F166Kw N/a39G9uk+Ilq92OnuLp8oYQDznU6gxUIIHsF2BTnCoEUwNuWTXM2cn82aThqgGrsXBo +e3yGioteAr4vYjsdSuhAs6mqenmm5X6RznuzG/gaIWlrpOczBQBDuspsbEgQP4kyAWj xBTQ3rRURhDH+/zNn9UNI5Mr/LbCf87UMedHL2r6g/hpjVpQxe0JveBaPGAvOKYJSK27 UIsAJ2XIAIkVYw5bvATXAXEbGX3nIlubAM9w+BKQvcK7ZnoU6h+vCye8Bow+aMDaHn/F 6O0A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x6si10028348edr.497.2020.08.16.22.28.01; Sun, 16 Aug 2020 22:28:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726457AbgHQF1W (ORCPT + 99 others); Mon, 17 Aug 2020 01:27:22 -0400 Received: from mga02.intel.com ([134.134.136.20]:23714 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726235AbgHQF1V (ORCPT ); Mon, 17 Aug 2020 01:27:21 -0400 IronPort-SDR: YwNHHvmw6EyAuSheMNhhfEm0znV/jSQXUHq0Y3E9Lt9KJT5ldsu9dkdU3JAtXnnBGWtBDf0736 C2h0xgajc8EA== X-IronPort-AV: E=McAfee;i="6000,8403,9715"; a="142466674" X-IronPort-AV: E=Sophos;i="5.76,322,1592895600"; d="scan'208";a="142466674" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 Aug 2020 22:27:20 -0700 IronPort-SDR: qDjy7VQYlRLSA5J4glHmEuoo+Rv/DPGz1j5nbHJFiX7cv//arq8NLB3Dug2hmIHLRJvjZjD1vB cYOFIfAm2O4Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.76,322,1592895600"; d="scan'208";a="333973985" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by FMSMGA003.fm.intel.com with ESMTP; 16 Aug 2020 22:27:16 -0700 From: "Ramuthevar,Vadivel MuruganX" To: linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, miquel.raynal@bootlin.com Cc: richard@nod.at, vigneshr@ti.com, arnd@arndb.de, brendanhiggins@google.com, tglx@linutronix.de, boris.brezillon@collabora.com, anders.roxell@linaro.org, masonccyang@mxic.com.tw, robh+dt@kernel.org, linux-mips@vger.kernel.org, hauke.mehrtens@intel.com, andriy.shevchenko@intel.com, cheol.yong.kim@intel.com, qi-ming.wu@intel.com, Ramuthevar Vadivel Murugan Subject: [RESEND PATCH v12 1/2] dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC Date: Mon, 17 Aug 2020 13:27:08 +0800 Message-Id: <20200817052709.47035-2-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20200817052709.47035-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20200817052709.47035-1-vadivel.muruganx.ramuthevar@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ramuthevar Vadivel Murugan Add YAML file for dt-bindings to support NAND Flash Controller on Intel's Lightning Mountain SoC. Signed-off-by: Ramuthevar Vadivel Murugan Reviewed-by: Rob Herring --- .../devicetree/bindings/mtd/intel,lgm-nand.yaml | 99 ++++++++++++++++++++++ 1 file changed, 99 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml diff --git a/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml new file mode 100644 index 000000000000..313daec4d783 --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml @@ -0,0 +1,99 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/intel,lgm-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel LGM SoC NAND Controller Device Tree Bindings + +allOf: + - $ref: "nand-controller.yaml" + +maintainers: + - Ramuthevar Vadivel Murugan + +properties: + compatible: + const: intel,lgm-nand + + reg: + maxItems: 6 + + reg-names: + items: + - const: ebunand + - const: hsnand + - const: nand_cs0 + - const: nand_cs1 + - const: addr_sel0 + - const: addr_sel1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 2 + + dma-names: + items: + - const: tx + - const: rx + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + +patternProperties: + "^nand@[a-f0-9]+$": + type: object + properties: + reg: + minimum: 0 + maximum: 7 + + nand-ecc-mode: true + + nand-ecc-algo: + const: hw + + additionalProperties: false + +required: + - compatible + - reg + - reg-names + - clocks + - dmas + - dma-names + - "#address-cells" + - "#size-cells" + +additionalProperties: false + +examples: + - | + nand-controller@e0f00000 { + compatible = "intel,lgm-nand"; + reg = <0xe0f00000 0x100>, + <0xe1000000 0x300>, + <0xe1400000 0x8000>, + <0xe1c00000 0x1000>, + <0x17400000 0x4>, + <0x17c00000 0x4>; + reg-names = "ebunand", "hsnand", "nand_cs0", "nand_cs1", + "addr_sel0", "addr_sel1"; + clocks = <&cgu0 125>; + dmas = <&dma0 8>, <&dma0 9>; + dma-names = "tx", "rx"; + #address-cells = <1>; + #size-cells = <0>; + + nand@0 { + reg = <0>; + nand-ecc-mode = "hw"; + }; + }; + +... -- 2.11.0