Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2313034pxa; Mon, 17 Aug 2020 06:44:54 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxFOL0NlOgl+tTnZI4bd8otsOWuBikAkpxilHqXPqFnBleSBDrrn6JgXSIDAmC6wC49V7U9 X-Received: by 2002:a17:906:cd02:: with SMTP id oz2mr15728849ejb.326.1597671893871; Mon, 17 Aug 2020 06:44:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1597671893; cv=none; d=google.com; s=arc-20160816; b=zTt5p22jd/Ll1L4iF0B2DXUnUyc/rYTaiy1hUPAQBmc9rO2+ALuJjGWocIHwx9Tmii 19iEpak6v/JjnVAmFKkK8SR+BrFRDvpJZEdZ56kuPxoy+bt6Fa72fnoIWXWfzpRMZyX6 i+6FN5DOH28vodgk/ZPrF45lEf2Ndf2D059v4DTMpUp6wTHVA0sVdLYdy5VXuO+7Fcfb zJ31Kc4Nzp86tyaRyGG/28UxN7H2bd2TiszXNh+q7iAFHROJqFT/pEpOhHeZtdp8bVCe Ntc2afGUbRGtJBMs8PeiSHEDRbotVzxKP2wWCbwIu6AWys4iVTZ6pxHe2XRwfiAlJbHl 2qcA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=Jv18QGGeEmth4tW8BT1g9Nu8LNkYn6mDv07HlLzJbMDzk+7QsXg1uwoYgtOuAj+oOZ +DqvCsuT2dXfatPoWywgX+WDbzeTZHNKU6vH1wjYQp9m1uwRlzhE3MXOMs4v6w4xzZ1z vGmWyXKKRneFmGrnA9Zp6m8R1OSNOI2jzlN0DbLVxU/9JEvNudZhFAvAa1PTgRK5SteN JHyVdwooQKqZfFLEZRTTWBYgMm+InWIzlr9a63RTVviSPnDa8Nm0Opdi00fnf30HyVGa IL97GHDNfvnZCbwJU5CpHtyhWB1Q9J2mEtc/v0oVLVxTw+f8+LnEw3JsPJEOQzKKiDbj Lt7Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TEppYqF1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id lo5si11235488ejb.457.2020.08.17.06.44.30; Mon, 17 Aug 2020 06:44:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TEppYqF1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728798AbgHQNmk (ORCPT + 99 others); Mon, 17 Aug 2020 09:42:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45116 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728465AbgHQNku (ORCPT ); Mon, 17 Aug 2020 09:40:50 -0400 Received: from mail-lj1-x244.google.com (mail-lj1-x244.google.com [IPv6:2a00:1450:4864:20::244]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 07801C061389 for ; Mon, 17 Aug 2020 06:40:49 -0700 (PDT) Received: by mail-lj1-x244.google.com with SMTP id g6so17469724ljn.11 for ; Mon, 17 Aug 2020 06:40:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=TEppYqF1eUfSax+aIvKd0LAUnTJWiokA4qC4Xpz2SYDaqKl5E7Sak8XoxxT4cWWViC JzKjRvb2mIubhps5A5g6PvyMSVLUkkRNx+mtvF3nrwtZ9eRm/Qxj4vaAaFaIV3pAOGj2 Fe75HXYQwFsThowTlTbsAonowIKHGsT2mSRuLWOXOPw7VYsTVrGHHK+CxbA7ZG351aTk 0nl5OT5UjgVUR7ecO8HrzWsfn/RWr+L2lX6wz2aqs7sZB34Hzsn4LNdcC6PXD9PzvoE3 ipojH8izMRvbA0svEpxiKXr6Wobptv/9JrDkGUzSNQ6dyFyQpC+tvOZbE0iMVzy9hrYh M6Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=UdyCjpfEiONrAsICEW0VPhmy2y1iSnYY2ASAQ3SnaGOLQ5JCrsq6kHFlB4ILIwmW61 WO3KzVah2bkBL0f8saGDppo0WJfHwcBHAP/hYSwTh3Z7IwlzrX9wohBZe+cpMTDo4PtZ ET6KAqATkP4w8gWigib848Cg5BOJ4VRvGhdj+I6+rxpwz1lam+yPR136veTq+M55fa/D 6tO26vUu3WEudHrguusT0SNDabqKtL2bP41qTSb2JI6zDMAAv2DXUwx+NH9gXfwh9Spa 41MEer0BQYj9Gdriz02rSVZDAFU/aJDcAecLIQZQlgqr1jGboAvUDDxasRo+uqcBXgQF 8PRg== X-Gm-Message-State: AOAM531iPmcAha+J1Rfu/ub+M7ERrHseurNwRcs9e+O9Bd13u6Ms/6j3 VHM7Ry12mMAu3iTldSy/K0aWwg== X-Received: by 2002:a2e:5301:: with SMTP id h1mr6111553ljb.147.1597671646924; Mon, 17 Aug 2020 06:40:46 -0700 (PDT) Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id g22sm3443791lja.29.2020.08.17.06.40.45 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Mon, 17 Aug 2020 06:40:46 -0700 (PDT) From: Grzegorz Jaszczyk To: tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org, s-anna@ti.com Cc: grzegorz.jaszczyk@linaro.org, robh+dt@kernel.org, lee.jones@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, david@lechnology.com, praneeth@ti.com Subject: [PATCH v5 0/5] Add TI PRUSS Local Interrupt Controller IRQChip driver Date: Mon, 17 Aug 2020 15:40:08 +0200 Message-Id: <1597671613-20879-1-git-send-email-grzegorz.jaszczyk@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi All, The following is a v4 version of the series [1-4] that adds an IRQChip driver for the local interrupt controller present within a Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) present on a number of TI SoCs including OMAP architecture based AM335x, AM437x, AM57xx SoCs, Keystone 2 architecture based 66AK2G SoCs, Davinci architecture based OMAP-L138/DA850 SoCs and the latest K3 architecture based AM65x and J721E SoCs. Please see the v1 cover-letter [1] for details about the features of this interrupt controller. More details can be found in any of the supported SoC TRMs. Eg: Chapter 30.1.6 of AM5728 TRM [5] Please see the individual patches for exact changes in each patch, following are the main changes from v4: - Update dt-binding description (no functional changes). - Use more meaningful define/variable names, drop redundant error messages, fix error handling in case of irq == 0 (patch #2). [1] https://patchwork.kernel.org/cover/11034561/ [2] https://patchwork.kernel.org/cover/11069749/ [3] https://patchwork.kernel.org/cover/11639055/ [4] https://patchwork.kernel.org/cover/11688727/ [5] http://www.ti.com/lit/pdf/spruhz6 Best regards Grzegorz David Lechner (1): irqchip/irq-pruss-intc: Implement irq_{get,set}_irqchip_state ops Grzegorz Jaszczyk (1): irqchip/irq-pruss-intc: Add a PRUSS irqchip driver for PRUSS interrupts Suman Anna (3): dt-bindings: irqchip: Add PRU-ICSS interrupt controller bindings irqchip/irq-pruss-intc: Add logic for handling reserved interrupts irqchip/irq-pruss-intc: Add support for ICSSG INTC on K3 SoCs .../interrupt-controller/ti,pruss-intc.yaml | 158 +++++ drivers/irqchip/Kconfig | 10 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-pruss-intc.c | 658 +++++++++++++++++++++ 4 files changed, 827 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,pruss-intc.yaml create mode 100644 drivers/irqchip/irq-pruss-intc.c -- 2.7.4