Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp1972346pxa; Mon, 24 Aug 2020 00:55:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwNGO5hPFDVf0D7BGO98kt84Hk80GCQW8VbAOttG5JoBj64Ipjjmw6tSm6uiceflojmD2lq X-Received: by 2002:a17:906:2686:: with SMTP id t6mr4334264ejc.406.1598255743606; Mon, 24 Aug 2020 00:55:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598255743; cv=none; d=google.com; s=arc-20160816; b=STj6Epibj5yPLh13bt3VYA/iLUuM07vAsOwSbFbW7dUjQ2ErXfgS+KP3u7/hfi1Uni fYqvM9ETkhwEsSPKFK+L33QlTgogNV1T2eOA6eaKxiCbIkpv46JSx55u3lkw7JG6lWV4 ghPTCRC7TEV170ba9qQXtxA0gJ1H7kJ1A43IWaGcWptITo2yM8xI78SJP3u6V2h45zWf h0hQ0ZjK7qm2Nsc3dfjq6kS2V3mySFrzz4AevBzR/kVB5OMOfHNtoueutwRF32ANEeoA oG1H+NHMh13sfEbXR1K/hkVb30V/TNyPsac0rEDYolq+hq0djIeeEi7Z6sXaR9XQgdFO bMZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8Jta3Bp9cq4m2FfO726+xsC8BtC6zHNnZDI6UyPOm3Q=; b=KMi2NeLW/v/uY5sIY9+2senK/e9/4pdiTxIRJx2CBVs7dqg698TZ/UseaSA1Fb5Tgt 8hYUxRhXPCVQ0XPVBQ8yruKn/U2gxt1nKmPzYJMUEQyQy+lDm1lYSF/LFkBYxcirKyCS z6FdHHREsdteiJeHBnsyF44DGVvrOPHB1efVGCpDoTNlxx+IWinyBG745vGYoFnW/b2U tOE+hY+AuPEJoLxQYxYr98+5Zpq96JSffZ4+OHqFNdeKtTy1ozmJnrt0CNOcqHJBjw/X ZMFRC0o5qhjc8Xxy8PxXRH0XH5tVoJCiQzdRBZKQp9io2MAgmCu5IZx3FkluELaKJWPq 4/sw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=lVLieB7C; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h5si6857812ejq.648.2020.08.24.00.55.20; Mon, 24 Aug 2020 00:55:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=lVLieB7C; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726542AbgHXHvl (ORCPT + 99 others); Mon, 24 Aug 2020 03:51:41 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:56584 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726337AbgHXHvk (ORCPT ); Mon, 24 Aug 2020 03:51:40 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 07O7pXuj111689; Mon, 24 Aug 2020 02:51:33 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1598255493; bh=8Jta3Bp9cq4m2FfO726+xsC8BtC6zHNnZDI6UyPOm3Q=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=lVLieB7CKir2iZA/NSxKeSaHa4dUHqAWIFhALt3Gwvi82NSj3fVBwy1qbIvTJ48vw DwZ+7xVivjroRB1xPAnufBolCG2rwezbq1MoCZMf2gglZjV+f+nmoE6Yg1tpUC3QJj Zvtu7UvinFiPe39i8eCNrncTypUPgz7YSxI8MIn4= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 07O7pXUv115331 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 24 Aug 2020 02:51:33 -0500 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Mon, 24 Aug 2020 02:51:33 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Mon, 24 Aug 2020 02:51:33 -0500 Received: from lta0400828a.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 07O7pTba075283; Mon, 24 Aug 2020 02:51:31 -0500 From: Roger Quadros To: , CC: , , , , Roger Quadros Subject: [PATCH v6 1/2] phy: omap-usb2-phy: disable PHY charger detect Date: Mon, 24 Aug 2020 10:51:26 +0300 Message-ID: <20200824075127.14902-2-rogerq@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200824075127.14902-1-rogerq@ti.com> References: <20200824075127.14902-1-rogerq@ti.com> MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org AM654x PG1.0 has a silicon bug that D+ is pulled high after POR, which could cause enumeration failure with some USB hubs. Disabling the USB2_PHY Charger Detect function will put D+ into the normal state. This addresses Silicon Errata: i2075 - "USB2PHY: USB2PHY Charger Detect is Enabled by Default Without VBUS Presence" Signed-off-by: Roger Quadros Tested-by: Jan Kiszka --- drivers/phy/ti/phy-omap-usb2.c | 47 +++++++++++++++++++++++++++++----- 1 file changed, 40 insertions(+), 7 deletions(-) diff --git a/drivers/phy/ti/phy-omap-usb2.c b/drivers/phy/ti/phy-omap-usb2.c index cb2dd3230fa7..507f79d14adb 100644 --- a/drivers/phy/ti/phy-omap-usb2.c +++ b/drivers/phy/ti/phy-omap-usb2.c @@ -22,10 +22,15 @@ #include #include #include +#include #define USB2PHY_ANA_CONFIG1 0x4c #define USB2PHY_DISCON_BYP_LATCH BIT(31) +#define USB2PHY_CHRG_DET 0x14 +#define USB2PHY_CHRG_DET_USE_CHG_DET_REG BIT(29) +#define USB2PHY_CHRG_DET_DIS_CHG_DET BIT(28) + /* SoC Specific USB2_OTG register definitions */ #define AM654_USB2_OTG_PD BIT(8) #define AM654_USB2_VBUS_DET_EN BIT(5) @@ -43,6 +48,7 @@ #define OMAP_USB2_HAS_START_SRP BIT(0) #define OMAP_USB2_HAS_SET_VBUS BIT(1) #define OMAP_USB2_CALIBRATE_FALSE_DISCONNECT BIT(2) +#define OMAP_USB2_DISABLE_CHRG_DET BIT(3) struct omap_usb { struct usb_phy phy; @@ -236,6 +242,13 @@ static int omap_usb_init(struct phy *x) omap_usb_writel(phy->phy_base, USB2PHY_ANA_CONFIG1, val); } + if (phy->flags & OMAP_USB2_DISABLE_CHRG_DET) { + val = omap_usb_readl(phy->phy_base, USB2PHY_CHRG_DET); + val |= USB2PHY_CHRG_DET_USE_CHG_DET_REG | + USB2PHY_CHRG_DET_DIS_CHG_DET; + omap_usb_writel(phy->phy_base, USB2PHY_CHRG_DET, val); + } + return 0; } @@ -329,6 +342,26 @@ static const struct of_device_id omap_usb2_id_table[] = { }; MODULE_DEVICE_TABLE(of, omap_usb2_id_table); +static void omap_usb2_init_errata(struct omap_usb *phy) +{ + static const struct soc_device_attribute am65x_sr10_soc_devices[] = { + { .family = "AM65X", .revision = "SR1.0" }, + { /* sentinel */ } + }; + + /* + * Errata i2075: USB2PHY: USB2PHY Charger Detect is Enabled by + * Default Without VBUS Presence. + * + * AM654x SR1.0 has a silicon bug due to which D+ is pulled high after + * POR, which could cause enumeration failure with some USB hubs. + * Disabling the USB2_PHY Charger Detect function will put D+ + * into the normal state. + */ + if (soc_device_match(am65x_sr10_soc_devices)) + phy->flags |= OMAP_USB2_DISABLE_CHRG_DET; +} + static int omap_usb2_probe(struct platform_device *pdev) { struct omap_usb *phy; @@ -366,14 +399,14 @@ static int omap_usb2_probe(struct platform_device *pdev) phy->mask = phy_data->mask; phy->power_on = phy_data->power_on; phy->power_off = phy_data->power_off; + phy->flags = phy_data->flags; - if (phy_data->flags & OMAP_USB2_CALIBRATE_FALSE_DISCONNECT) { - res = platform_get_resource(pdev, IORESOURCE_MEM, 0); - phy->phy_base = devm_ioremap_resource(&pdev->dev, res); - if (IS_ERR(phy->phy_base)) - return PTR_ERR(phy->phy_base); - phy->flags |= OMAP_USB2_CALIBRATE_FALSE_DISCONNECT; - } + omap_usb2_init_errata(phy); + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + phy->phy_base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(phy->phy_base)) + return PTR_ERR(phy->phy_base); phy->syscon_phy_power = syscon_regmap_lookup_by_phandle(node, "syscon-phy-power"); -- Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki