Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2350127pxa; Mon, 24 Aug 2020 11:38:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzQTOffHYRuCT9BFX1KZkKuCvnysGNQAl1PO1aPQFMOInJV1KRJ9IrDMq79gDyZe1Z52byS X-Received: by 2002:a17:906:7715:: with SMTP id q21mr6650134ejm.251.1598294320263; Mon, 24 Aug 2020 11:38:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598294320; cv=none; d=google.com; s=arc-20160816; b=Zc7V5dU9uwqWujtSrwTR4wbRz95RkZgjLRA0Xcsn2Wauc58GtZ6m2o9y1IiZum2j7l Q7d54Z6NiP5iH1fTjoVVh1ZQWWJKbf/7SS6vcWfBxq3VeC4Fvuf3QeNcyqArmeVsl2sM Coj1tJereV0VTZTa8bfqKU3szMotHW5F3JgapK9EHqV0jSF8BymnCtqenIUv5FU1uGIT SmzhgeEYgBYeWZopApJyccbXAMIR0zkWTFrA7uEF38rz7tEp9Es05Tor3NUSHJ3UCf4T 2E+N/WFpZYCSYqMBfAWglmdLHIt7ufcaaqcnToHw7YYiJncAvk4+TeceDK1TDM+9406+ ZHwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from; bh=z82gApoeMO2LnErU5mpg0j+Kb/ttabmSFcmdgse888w=; b=B+mglxZlv+ZSsTOR1/CMyKfXKhBNfj910D4dxAZOeEAS8VsLFFba88PJeWlbFimsgz MeYvn8H8y4NubhwBHul0JlkYUnmnFQH8WgAx8LJVb6ExGzAqQhWvkPay7UN/IqmPtsgY ofckTTBy3QTIN36Mx1mxGTv+ODH+/e7qDJ6mZUfd7ySxhk0dTm6aInxQ2E7PvLloihvg nORnhjYdTlwyBqoKLv8LZGGN2ihvHICMCaKMVQ+OxdQsUijqX9pD84GeH3a/7W8krnns fX5sBY0pFlNJgIchh5pi31DxSW48kjJiZOBjDzHEZ9gGFVyNkcihB1Yk6iEKs/gWXWc5 fuiw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="iVS8/GaD"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f7si3128732ejd.344.2020.08.24.11.38.17; Mon, 24 Aug 2020 11:38:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="iVS8/GaD"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727080AbgHXSgu (ORCPT + 99 others); Mon, 24 Aug 2020 14:36:50 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:3053 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726704AbgHXSgn (ORCPT ); Mon, 24 Aug 2020 14:36:43 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Mon, 24 Aug 2020 11:36:29 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Mon, 24 Aug 2020 11:36:43 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Mon, 24 Aug 2020 11:36:43 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 24 Aug 2020 18:36:43 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Mon, 24 Aug 2020 18:36:43 +0000 Received: from sandstorm.nvidia.com (Not Verified[10.2.58.8]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Mon, 24 Aug 2020 11:36:42 -0700 From: John Hubbard To: CC: , , , , , , , Sumit Semwal , , , Subject: [PATCH v2] tee: convert convert get_user_pages() --> pin_user_pages() Date: Mon, 24 Aug 2020 11:36:41 -0700 Message-ID: <20200824183641.632126-1-jhubbard@nvidia.com> X-Mailer: git-send-email 2.28.0 In-Reply-To: References: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1598294189; bh=z82gApoeMO2LnErU5mpg0j+Kb/ttabmSFcmdgse888w=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:MIME-Version:X-NVConfidentiality: Content-Transfer-Encoding:Content-Type; b=iVS8/GaDU9zmT9vo7ZZLTFMXFYqgCxX40+piNePuEsBesRbJOWSE/xX0l4lnN63zP rNulwOpHj0jxO0UYPRpWWnbbpBRRtjZ7Ad2Pr0Lr6Td2u5c4uA8uU/k3j/5ATc7Ldl ja2qEbIIh2G8Y00MsTl++oOV4QF+2L8NxS/wYDSAu2cOMojYwGP7fRx8PV1S+PPhJf eMwcpYjy4wLfip8pV0ZTrqAxTpQUf9P82fZY4js6G6bozNcuy7tmm5Q/Qm/FKQkGgz bn8l+gIiliISNvEyIeLS1tvUTztwBZWDlm9e7/nwvteVcBcutQNfuKhQ6LX2q0j+XR LrbSFl0y4fPnQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This code was using get_user_pages*(), in a "Case 2" scenario (DMA/RDMA), using the categorization from [1]. That means that it's time to convert the get_user_pages*() + put_page() calls to pin_user_pages*() + unpin_user_pages() calls. There is some helpful background in [2]: basically, this is a small part of fixing a long-standing disconnect between pinning pages, and file systems' use of those pages. [1] Documentation/core-api/pin_user_pages.rst [2] "Explicit pinning of user-space pages": https://lwn.net/Articles/807108/ Cc: Jens Wiklander Cc: Sumit Semwal Cc: tee-dev@lists.linaro.org Cc: linux-media@vger.kernel.org Cc: dri-devel@lists.freedesktop.org Cc: linaro-mm-sig@lists.linaro.org Signed-off-by: John Hubbard --- OK, this should be indentical to v1 [1], but now rebased against Linux 5.9-rc2. As before, I've compile-tested it again with a cross compiler, but that's the only testing I'm set up for with CONFIG_TEE. [1] https://lore.kernel.org/r/20200519051850.2845561-1-jhubbard@nvidia.com thanks, John Hubbard NVIDIA drivers/tee/tee_shm.c | 12 +++--------- 1 file changed, 3 insertions(+), 9 deletions(-) diff --git a/drivers/tee/tee_shm.c b/drivers/tee/tee_shm.c index 827ac3d0fea9..3c29e6c3ebe8 100644 --- a/drivers/tee/tee_shm.c +++ b/drivers/tee/tee_shm.c @@ -32,16 +32,13 @@ static void tee_shm_release(struct tee_shm *shm) =20 poolm->ops->free(poolm, shm); } else if (shm->flags & TEE_SHM_REGISTER) { - size_t n; int rc =3D teedev->desc->ops->shm_unregister(shm->ctx, shm); =20 if (rc) dev_err(teedev->dev.parent, "unregister shm %p failed: %d", shm, rc); =20 - for (n =3D 0; n < shm->num_pages; n++) - put_page(shm->pages[n]); - + unpin_user_pages(shm->pages, shm->num_pages); kfree(shm->pages); } =20 @@ -228,7 +225,7 @@ struct tee_shm *tee_shm_register(struct tee_context *ct= x, unsigned long addr, } =20 if (flags & TEE_SHM_USER_MAPPED) { - rc =3D get_user_pages_fast(start, num_pages, FOLL_WRITE, + rc =3D pin_user_pages_fast(start, num_pages, FOLL_WRITE, shm->pages); } else { struct kvec *kiov; @@ -292,16 +289,13 @@ struct tee_shm *tee_shm_register(struct tee_context *= ctx, unsigned long addr, return shm; err: if (shm) { - size_t n; - if (shm->id >=3D 0) { mutex_lock(&teedev->mutex); idr_remove(&teedev->idr, shm->id); mutex_unlock(&teedev->mutex); } if (shm->pages) { - for (n =3D 0; n < shm->num_pages; n++) - put_page(shm->pages[n]); + unpin_user_pages(shm->pages, shm->num_pages); kfree(shm->pages); } } --=20 2.28.0