Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2372866pxa; Mon, 24 Aug 2020 12:17:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzFYO3lZpLOGasAsvYPGXX4+EPLS20Ne+zhG992JruhMnI5tQOzJGZIcDHKP2pDWPnVNE+/ X-Received: by 2002:aa7:d5d0:: with SMTP id d16mr6761597eds.212.1598296657980; Mon, 24 Aug 2020 12:17:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598296657; cv=none; d=google.com; s=arc-20160816; b=ZVvI2+I7wp1yEZOAltrOaL2xUv5zvERp/6hfP0s6495pj3fSdxrCISYiSePpzMT89s MhSTWKNO6LCsRKPhQqGIqO8kiBBGthisWyv8zQn+PMhocyQQ5oh4voPD6UFgmRurHGNz Da+Z5z3hevSvMhBu70XmFKqtEs+UOzeEogcTmWmpG+cPa3jrhYqwKydDtuMvwGww6JgU JdcoslQOKeq1rVYj1vmZgBvIX0Db72zePy7U7T3dfes9MmDsaYIgCsIWbH2OhfXQCHsS RraSA3C1emycNvH5Kp5FWe0qii+Gcv9LFy0fX0ShJhUTETr8IPX4T0kZWS+u/9NaTfei f8IA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=4GhYufSucM1C4nPDlw6YKVKJdfsjgV4P7NbU6PXtfnc=; b=BijSjew5raN3h886eR6Rcsirj+HuY/xZA4ltlWrqT0WI3l4/SZhTj5w4wJLq5Sm2rq lD83pXCbYMyO6zBEf88ZEPCDoq0Zj8Obfk7I9n8cc0yiAWuP/oRTr5o2+XZHr2SC2qaj A4vhF1m+xUzeB14Ou3IgpehSPoVYfPDOSFbQYduuXCur5qhlRTGN4Sl9dZVtBMllfwj5 8TO271yAQi4RbOf34RPUbIZJXApPoCvx/v/jK3XV6z3fZ3rfO+a70WdRS8P29Xu8QyHO LJu3j7URw1KQQE/7agOXQvNuw134Tij7SnBepf9/jRrfzmg31Ny6QTOnY/yuf3LUx2ka yrpw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="oRpBF/Ar"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 26si2473490edv.92.2020.08.24.12.17.14; Mon, 24 Aug 2020 12:17:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="oRpBF/Ar"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727835AbgHXTQZ (ORCPT + 99 others); Mon, 24 Aug 2020 15:16:25 -0400 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:12927 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726948AbgHXTQJ (ORCPT ); Mon, 24 Aug 2020 15:16:09 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Mon, 24 Aug 2020 12:14:09 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Mon, 24 Aug 2020 12:16:08 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Mon, 24 Aug 2020 12:16:08 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 24 Aug 2020 19:16:03 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Mon, 24 Aug 2020 19:16:03 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.174.186]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Mon, 24 Aug 2020 12:16:03 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v4 4/7] arm64: tegra: Add missing timeout clock to Tegra210 SDMMC Date: Mon, 24 Aug 2020 12:15:54 -0700 Message-ID: <1598296557-32020-5-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1598296557-32020-1-git-send-email-skomatineni@nvidia.com> References: <1598296557-32020-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1598296449; bh=4GhYufSucM1C4nPDlw6YKVKJdfsjgV4P7NbU6PXtfnc=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=oRpBF/ArYp+hoaJ/fH47JSM8uWDZuTAjKo8U0pkSecEKs3zV8OovtIQ3AOhfveFqF 3YFb025uaL1VwXxMeujYxb/qgkDmNyD1LArjBoHoq/Sq2dYKJmq7m2PG2JOcMdXALc uyiGdup2DyKVzAmCzpUTmKpjM80eANOupAuH7YMAMHNlop0uj4lN8uib4VWzVL3wlT 0kB/x4hZgUPcEpD9PBRV2ZUNr3Yp2TsIpJ6D37nm0ZIedGegaf7J1ju+2MYTpDNGb/ y68G9HVSM2d8AW3/1MAWxqprvqgLGf/XP31w70//57jsL9TJssx1gA3zTUKL6s5WVW LLq9SyvFMny5w== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support") Tegra210 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra SDMMC advertises 12Mhz as timeout clock frequency in host capability register. So, this clock should be kept enabled by SDMMC driver. Fixes: 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support") Cc: stable # 5.4 Tested-by: Jon Hunter Reviewed-by: Jon Hunter Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 829f786..8cca216 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1194,8 +1194,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0000 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC1>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 14>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3", "sdmmc-1v8", @@ -1222,8 +1223,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0200 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC2>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC2>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 9>; reset-names = "sdhci"; pinctrl-names = "sdmmc-1v8-drv"; @@ -1239,8 +1241,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0400 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC3>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 69>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3", "sdmmc-1v8", @@ -1262,8 +1265,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0600 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 15>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3-drv", "sdmmc-1v8-drv"; -- 2.7.4