Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2384929pxa; Mon, 24 Aug 2020 12:38:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwU6oVq4EHod9HVXdHqbzZzYymsfPhmyQx95m8jKxDN1iOdDfwfZR0XW5wU6Jf8SckNJWXA X-Received: by 2002:a17:906:eb90:: with SMTP id mh16mr6826271ejb.10.1598297890774; Mon, 24 Aug 2020 12:38:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598297890; cv=none; d=google.com; s=arc-20160816; b=eThzkYLSRsDuWJfvfB+hovdNcUPEpgrawk4CyXGowaPI5ZT+RMxjxN0vDzF7XqdyKN mbuOaO/xPzP3iW1FaswsCjBhoP1d83NKB+jC1P/wheZeCWsGq3dE48JAjXaxf7r2dqcJ RpnWFjN4O4aZXxKBddKVerbWrbWMXntQV23Y9BBdZlbBEpqgLQk0G+M3wI6Ag0ALc0k/ F6RYhSChV63D8wq6hRjAIKSqP+9sv6HsQfxXiV2D1xS3/MpZHMif79L7VkvRaaAGGtOv ldcxzfoDSN/TLWJM8RFzLcZBobmTIJDihtSfEYoZ1INLFK/Ax2Blf7GO8+Px7/MTIaUr uSsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=QopD6aek+AjtEyylbiZCdspCUT5/lKH2Z5D25etoEhI=; b=kn0VJPMQsumYXtPjS8ODL7gZduQT0zkRkgBIaLZuco7PcAdolJb3RRnev0O4l2ue2e umQzu6TkHUPCW68lOQtMnR66Rmcz4MAbMT1sbO0QIU+LeaMg6fKqNDk8BhsQph+SYnKI po+Z9qgII0KfXqjUg5EzcuFDc9mwIJZfUUoKr/f5ya+JoBnzyq03UMNSotN/rPh9GugU Vd2CMe20FuRc64fDeC3DV6wFdEdjf00yftypW1IyF3NgT+ux6bfIYmS9oqFJVcS0TzIN +gjKOPaYrIQRknSRRTTIORTFTeZa9b+KyN+DUt6JWpcaNYqnjpR6ykLbGl6yqgLos0Hl V1lg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=siol.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u5si7352155ejn.410.2020.08.24.12.37.47; Mon, 24 Aug 2020 12:38:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=siol.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726656AbgHXThI (ORCPT + 99 others); Mon, 24 Aug 2020 15:37:08 -0400 Received: from mailoutvs40.siol.net ([185.57.226.231]:37394 "EHLO mail.siol.net" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726531AbgHXThH (ORCPT ); Mon, 24 Aug 2020 15:37:07 -0400 Received: from localhost (localhost [127.0.0.1]) by mail.siol.net (Postfix) with ESMTP id 0CE77525556; Mon, 24 Aug 2020 21:37:04 +0200 (CEST) X-Virus-Scanned: amavisd-new at psrvmta11.zcs-production.pri Received: from mail.siol.net ([127.0.0.1]) by localhost (psrvmta11.zcs-production.pri [127.0.0.1]) (amavisd-new, port 10032) with ESMTP id UnGh7B5-3ens; Mon, 24 Aug 2020 21:37:03 +0200 (CEST) Received: from mail.siol.net (localhost [127.0.0.1]) by mail.siol.net (Postfix) with ESMTPS id B258A525555; Mon, 24 Aug 2020 21:37:03 +0200 (CEST) Received: from localhost.localdomain (89-212-178-211.dynamic.t-2.net [89.212.178.211]) (Authenticated sender: 031275009) by mail.siol.net (Postfix) with ESMTPSA id 4A26E525556; Mon, 24 Aug 2020 21:37:03 +0200 (CEST) From: Jernej Skrabec To: mripard@kernel.org, wens@csie.org Cc: robh+dt@kernel.org, icenowy@aosc.io, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com Subject: [PATCH] ARM: dts: sun8i: r40: bananapi-m2-ultra: Fix dcdc1 regulator Date: Mon, 24 Aug 2020 21:36:49 +0200 Message-Id: <20200824193649.978197-1-jernej.skrabec@siol.net> X-Mailer: git-send-email 2.28.0 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org DCDC1 regulator powers many different subsystems. While some of them can work at 3.0 V, some of them can not. For example, VCC-HDMI can only work between 3.24 V and 3.36 V. According to OS images provided by the board manufacturer this regulator should be set to 3.3 V. Set DCDC1 and DCDC1SW to 3.3 V in order to fix this. Fixes: da7ac948fa93 ("ARM: dts: sun8i: Add board dts file for Banana Pi M= 2 Ultra") Signed-off-by: Jernej Skrabec --- arch/arm/boot/dts/sun8i-r40-bananapi-m2-ultra.dts | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/arch/arm/boot/dts/sun8i-r40-bananapi-m2-ultra.dts b/arch/arm= /boot/dts/sun8i-r40-bananapi-m2-ultra.dts index 42d62d1ba1dc..ea15073f0c79 100644 --- a/arch/arm/boot/dts/sun8i-r40-bananapi-m2-ultra.dts +++ b/arch/arm/boot/dts/sun8i-r40-bananapi-m2-ultra.dts @@ -223,16 +223,16 @@ ®_aldo3 { }; =20 ®_dc1sw { - regulator-min-microvolt =3D <3000000>; - regulator-max-microvolt =3D <3000000>; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; regulator-name =3D "vcc-gmac-phy"; }; =20 ®_dcdc1 { regulator-always-on; - regulator-min-microvolt =3D <3000000>; - regulator-max-microvolt =3D <3000000>; - regulator-name =3D "vcc-3v0"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc-3v3"; }; =20 ®_dcdc2 { --=20 2.28.0