Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2748107pxa; Tue, 25 Aug 2020 02:02:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzavA3Z4zTF+4KDmJt0sfqO3AzgQ/TCG1I2wR++LBVeLn5KHMV7Eo/m2JCUF+JtHgHWvfbn X-Received: by 2002:a50:eb9a:: with SMTP id y26mr5009066edr.123.1598346142849; Tue, 25 Aug 2020 02:02:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598346142; cv=none; d=google.com; s=arc-20160816; b=S4NpituwnMgfWyrzCzKehMYWLwNZ6/tTEOjjjMUMlMWEoqnIQZwGoQMMl8RXXeWlqZ BS35VWTcLooZLaw+6ecqmV7H0BooMtLLOQVoNARRkMaM99mgtJdbtilcz18B1zIVBjkb PFrbXa/9D1hKDCZrbzvLAUtA/5eJ2Oz7JsJ6vl6UImPkMqsKk9FyXDPs98UGBBX5U9Q8 s+f/6VuJZ3V5ezvj1jeEgk3kz4aLvlQOz5Dz+CxUrbYaznZM9vbD/2ZSqqOpMG4Am0s/ juBttuMzTOP3DWK/N+BuIhzSbuv86GSTVt7mxgw6sbZ1sOQyTwIXhs7sHST0ZjYjPOPh pbQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=LkkmwW6Ou5KUyXiZ9GFzOWPI5DK3g7/4RUVRkK4oGKk=; b=B/CJlo4elBsKov3vy2NJwnYMUsWQgqy/0Lyf6oUDQj+4o1PBAF46Za4J4CbpIOCYIQ vzc/LlqxZrgIbI57l/MJWzYHSRiPDoGVQzM1YbZFieTZi2dISJshyV6EUjRxRNCpYo4O 53xKQlv92UF6tbe8gSH5mD00FtbpGG6FBUc4el8eIQNWiLAjBelJ8euJTPzIMCGSO+jp TbJLkwj2rDzXHW/jp+QN7SlH4tF4wPRdNQbkXsjYjC+1vnbjOGQ4QNTKyaEoIu9P737G Ky0buPywtm53JY6pkRu3b1UC8Kcu1VxLdZQ7J4kzVoqWgMDVkbY91I7naB66/mwVci8F Dpbw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=gJV28BEO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bt23si2850197edb.85.2020.08.25.02.01.59; Tue, 25 Aug 2020 02:02:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=gJV28BEO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728878AbgHYIWn (ORCPT + 99 others); Tue, 25 Aug 2020 04:22:43 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:4669 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725970AbgHYIWn (ORCPT ); Tue, 25 Aug 2020 04:22:43 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 25 Aug 2020 01:22:28 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 25 Aug 2020 01:22:42 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 25 Aug 2020 01:22:42 -0700 Received: from [10.26.74.41] (10.124.1.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 25 Aug 2020 08:22:40 +0000 Subject: Re: [PATCH V2] cpufreq: tegra186: Fix initial frequency To: Viresh Kumar CC: "Rafael J . Wysocki" , Thierry Reding , , , References: <20200824145907.331899-1-jonathanh@nvidia.com> <20200825055003.qfsuktsv7cyouxei@vireshk-i7> From: Jon Hunter Message-ID: Date: Tue, 25 Aug 2020 09:22:38 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20200825055003.qfsuktsv7cyouxei@vireshk-i7> X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1598343748; bh=LkkmwW6Ou5KUyXiZ9GFzOWPI5DK3g7/4RUVRkK4oGKk=; h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date: User-Agent:MIME-Version:In-Reply-To:X-Originating-IP: X-ClientProxiedBy:Content-Type:Content-Language: Content-Transfer-Encoding; b=gJV28BEOFvRtdFiEGfwtPMV9+KMj2wVPpgmf+wPdzt4yXxsbxi6eJjkjARn8ho1ED RFsZbjZMTmgM+wU4V0PCz8l2u6gYmkj9+x7k/558EHveYWxFEIOLfJa2FlgycXMX31 ivG6lNFQ/966NIFZu/i8iEOFn2e6Qhg6N3RGwK3cc3OQZx4DuwOox7KoEZA8YeXHNV +XIHri+B3MUoLTglzV5ICmURBfeaeHOmwcA7uUVdvIkudMXMRF/ILs8uXQpJhsBiGI Ut6AuKgQ7hi6334gfIwOqZdLR9bmSKyAr12aCi2OZb+BMCAr/HfNUyasy101Fqq98U usCthjRAs0E/w== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 25/08/2020 06:50, Viresh Kumar wrote: > On 24-08-20, 15:59, Jon Hunter wrote: >> Commit 6cc3d0e9a097 ("cpufreq: tegra186: add >> CPUFREQ_NEED_INITIAL_FREQ_CHECK flag") fixed CPUFREQ support for >> Tegra186 but as a consequence the following warnings are now seen on >> boot ... >> >> cpufreq: cpufreq_online: CPU0: Running at unlisted freq: 0 KHz >> cpufreq: cpufreq_online: CPU0: Unlisted initial frequency changed to: 2035200 KHz >> cpufreq: cpufreq_online: CPU1: Running at unlisted freq: 0 KHz >> cpufreq: cpufreq_online: CPU1: Unlisted initial frequency changed to: 2035200 KHz >> cpufreq: cpufreq_online: CPU2: Running at unlisted freq: 0 KHz >> cpufreq: cpufreq_online: CPU2: Unlisted initial frequency changed to: 2035200 KHz >> cpufreq: cpufreq_online: CPU3: Running at unlisted freq: 0 KHz >> cpufreq: cpufreq_online: CPU3: Unlisted initial frequency changed to: 2035200 KHz >> cpufreq: cpufreq_online: CPU4: Running at unlisted freq: 0 KHz >> cpufreq: cpufreq_online: CPU4: Unlisted initial frequency changed to: 2035200 KHz >> cpufreq: cpufreq_online: CPU5: Running at unlisted freq: 0 KHz >> cpufreq: cpufreq_online: CPU5: Unlisted initial frequency changed to: 2035200 KHz >> >> Fix this by adding a 'get' callback for the Tegra186 CPUFREQ driver to >> retrieve the current operating frequency for a given CPU. The 'get' >> callback uses the current 'ndiv' value that is programmed to determine >> that current operating frequency. >> >> Signed-off-by: Jon Hunter >> --- >> Changes since V1: >> - Moved code into a 'get' callback >> >> drivers/cpufreq/tegra186-cpufreq.c | 30 ++++++++++++++++++++++++++++++ >> 1 file changed, 30 insertions(+) >> >> diff --git a/drivers/cpufreq/tegra186-cpufreq.c b/drivers/cpufreq/tegra186-cpufreq.c >> index 01e1f58ba422..0d0fcff60765 100644 >> --- a/drivers/cpufreq/tegra186-cpufreq.c >> +++ b/drivers/cpufreq/tegra186-cpufreq.c >> @@ -14,6 +14,7 @@ >> >> #define EDVD_CORE_VOLT_FREQ(core) (0x20 + (core) * 0x4) >> #define EDVD_CORE_VOLT_FREQ_F_SHIFT 0 >> +#define EDVD_CORE_VOLT_FREQ_F_MASK 0xffff >> #define EDVD_CORE_VOLT_FREQ_V_SHIFT 16 >> >> struct tegra186_cpufreq_cluster_info { >> @@ -91,10 +92,39 @@ static int tegra186_cpufreq_set_target(struct cpufreq_policy *policy, >> return 0; >> } >> >> +static unsigned int tegra186_cpufreq_get(unsigned int cpu) >> +{ >> + struct cpufreq_frequency_table *tbl; >> + struct cpufreq_policy *policy; >> + void __iomem *edvd_reg; >> + unsigned int i, freq = 0; >> + u32 ndiv; >> + >> + policy = cpufreq_cpu_get(cpu); >> + if (!policy) >> + return -EINVAL; > > This should be return 0; > > Applied with that change. Thanks. OK, thanks! Jon -- nvpublic