Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2912715pxa; Tue, 25 Aug 2020 06:49:35 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzl7rG8bItodKsSlzsaMMLA7qVmwVpeSCMCs/tmb/Mz2GZMYKYPKGSGV4IkUTFjrZshIuvC X-Received: by 2002:a05:6402:c9a:: with SMTP id cm26mr10359309edb.306.1598363375634; Tue, 25 Aug 2020 06:49:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598363375; cv=none; d=google.com; s=arc-20160816; b=R+sA9TYofxayClpZ1ibpxEFDScEV/WORHkfHKpI/s6ZK8m1sHq0sCP7EAPewdjWN/h iKk/xECxqydz4BHbYeb1WO4rxdMjvboFGsaLh52VKtmfywJn4eNnbHftqmWfp/zpuVJq Ij/kfMraoAI16GnTXrce2OfSXw2SFBABHqKGdQ9ZGY3tUbrUJdtJpWl2rU62kyyeo6le UoAbNVAnjYr1S9sktyZWsvRklF6NFB0sBVXaiyS5h6OJqaPjRUUzorvIY66tGSg/mV9O YkCAUwvdcJkH8UpjZAIbS4KMVb0BkEHGqUAdYKuQXC8tdpUVkQdJU2LHpzf8gsK+Y/T8 Mcug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=d/qOYjJ5WENkWIEmzHc1N5MCmwnZlzTr/GL2EcJQAJQ=; b=nEN7B0wEkfzoq7cH+fh4D32aiaVZYF0jn2687pYXguPmXVtI3XXyg0HfTyQjVnOtOw duJgUaDRLZlle3z32XouyYHZ03OAaeOpJgs0gdpqPXS1OHME+GUUneEPYfIFCI0SquUC 0QfiOdq7OtSAFcEY027+h8WFSIHi2BQ6Jfi9EpVCJPRMPIlw4nfRKPhAZuELp0Gki0wZ QLkvDusyEtPFk2q2spIMC/QBZW3W0j/zkCphHmXcp2jGuiptrfgE+2aqODIzxVnGB2Od WvneJ4bpFo49dqttd2oTbEw24eZhbJwbXZF2zlCK8GEFyJbHnesmtDs15IwTZaXSg1XR uL9w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id lz20si4589427ejb.179.2020.08.25.06.49.12; Tue, 25 Aug 2020 06:49:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726187AbgHYNsi (ORCPT + 99 others); Tue, 25 Aug 2020 09:48:38 -0400 Received: from relmlor2.renesas.com ([210.160.252.172]:7784 "EHLO relmlie6.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725998AbgHYNsh (ORCPT ); Tue, 25 Aug 2020 09:48:37 -0400 X-IronPort-AV: E=Sophos;i="5.76,352,1592838000"; d="scan'208";a="55270482" Received: from unknown (HELO relmlir5.idc.renesas.com) ([10.200.68.151]) by relmlie6.idc.renesas.com with ESMTP; 25 Aug 2020 22:48:35 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir5.idc.renesas.com (Postfix) with ESMTP id BD02D4008C5D; Tue, 25 Aug 2020 22:48:33 +0900 (JST) From: Lad Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , linux-renesas-soc@vger.kernel.org Cc: linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Lad Prabhakar , Biju Das , Prabhakar Subject: [PATCH] clk: renesas: cpg-mssr: Add clk entry for VSPR Date: Tue, 25 Aug 2020 14:48:06 +0100 Message-Id: <20200825134806.25295-1-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.17.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add clock entry 130 for VSPR module, so that this module can be used on R8A7742 (RZ/G1H) SoC. Note: The entry for VSPR clock was accidentally dropped from RZ/G manual when all the information related to RT were removed. Signed-off-by: Lad Prabhakar Reviewed-by: Biju Das --- Similar details can be seen in commit 79ea9934b8df ("ARM: shmobile: r8a7790: Rename VSP1_(SY|RT) clocks to VSP1_(S|R)") for R-Car H2 --- drivers/clk/renesas/r8a7742-cpg-mssr.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/clk/renesas/r8a7742-cpg-mssr.c b/drivers/clk/renesas/r8a7742-cpg-mssr.c index e919828668a4..28b24c4e9d7d 100644 --- a/drivers/clk/renesas/r8a7742-cpg-mssr.c +++ b/drivers/clk/renesas/r8a7742-cpg-mssr.c @@ -97,6 +97,7 @@ static const struct mssr_mod_clk r8a7742_mod_clks[] __initconst = { DEF_MOD("tmu0", 125, R8A7742_CLK_CP), DEF_MOD("vsp1du1", 127, R8A7742_CLK_ZS), DEF_MOD("vsp1du0", 128, R8A7742_CLK_ZS), + DEF_MOD("vspr", 130, R8A7742_CLK_ZS), DEF_MOD("vsp1-sy", 131, R8A7742_CLK_ZS), DEF_MOD("scifa2", 202, R8A7742_CLK_MP), DEF_MOD("scifa1", 203, R8A7742_CLK_MP), -- 2.17.1