Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: pFmwl+dBjkX+0lVomhiKnC0L895FpwSD9mrbpFhhSWCwUlbed90E4e+M4hocR6rJWI8E+fYOi9
 asKOJibFU0c4wM68W+/1L8tzMq0lkkhePcamptJ0BelKlSDX3EjVU2G4Cb9v8FP/7R4M1Qd/0Q
 KWCEspmLCZhGeh6nR0sK6NTVlzv0m/Oe93Xui84afs9QcniTZoQLngN9PDBMGgiEigN0CUHokT
 0TZJ05evt4mvhxH3MBFVL6QyZCGbncWMsIHJIxGoO4fYIf2Zy13ueBCxAwpRUhRGsQzYrT105d
 7ck=
IronPort-SDR: 4jgI/O/kR2YJg5j4IVecx0LZX8tFwJOl/FrgdpzBRkAlC9iCV8r2+WC+OkypgW1jqQR5HEvL+o
 E0sPei3L4tYGRomn03HTtIuz0W/TMntlLzh2ThnmA1Kr3w4+9ajuOrAVLWQokj+1bmNenlxzTJ
 68ljiby78ubfWza0fEaqyJ1vsWHRcH/07ttwN8kRp3/q35cntao3xgQ34Ot0uY/MRgGYDkiFoa
 qjb9xXqjY22nLDFGZGovAAybDef+E0JHN9nFUkx07o0eacKvkNof6+6o0kFlH/y0bfhqLN9aiS
 pGo=
Message-ID: <d433e8a47d721a65903db68c38eb1c337c81e395.camel@ew.tq-group.com>
Subject: Re: (EXT) Re: (EXT) Re: (EXT) Re: (EXT) Re: (EXT) Re: [PATCH 2/2]
 ARM: dts: imx6qdl: tqma6: minor fixes
From:   Matthias Schiffer <matthias.schiffer@ew.tq-group.com>
To:     Fabio Estevam <festevam@gmail.com>
Cc:     Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>,
        Pengutronix Kernel Team <kernel@pengutronix.de>,
        NXP Linux Team <linux-imx@nxp.com>,
        "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" 
        <linux-arm-kernel@lists.infradead.org>,
        linux-kernel <linux-kernel@vger.kernel.org>
Date:   Wed, 26 Aug 2020 15:13:22 +0200
In-Reply-To: <CAOMZO5B_Jm8SX9N9V5oq+LAa0Yc4CmrEp2n=2t3XUyBCtnGVTA@mail.gmail.com>
References: <20200824091013.20640-1-matthias.schiffer@ew.tq-group.com>
         <20200824091013.20640-2-matthias.schiffer@ew.tq-group.com>
         <CAOMZO5DSX1pf3xxo=CGvgPmHcjMJoWFx74grVJBckSmjtF-RGg@mail.gmail.com>
         <4b7d57738ce8e2130c4740a0f3f973fbaf60a7cf.camel@ew.tq-group.com>
         <CAOMZO5DYrkEb_G+EYAGrc+qjSsbjRdeBUU3tJUfkU6tjgNm_7g@mail.gmail.com>
         <7a59492e46f34d213b83f7182c7db73954c5a9c7.camel@ew.tq-group.com>
         <CAOMZO5CP=wtJ5ZScyb0NrRMW0FR0FAGVKRFq9JpFcAoZppn_bA@mail.gmail.com>
         <53f5f17735fc2f0ca061a321969bbb131e55efff.camel@ew.tq-group.com>
         <CAOMZO5ADeXEHWiG7Xja1W1GnahV08ZEYSkNsrOzautn2mROCNA@mail.gmail.com>
         <aa0b7ad149a7bd4e681e4ebee12ffaaab2803832.camel@ew.tq-group.com>
         <CAOMZO5B_Jm8SX9N9V5oq+LAa0Yc4CmrEp2n=2t3XUyBCtnGVTA@mail.gmail.com>
Content-Type: text/plain; charset="UTF-8"
Mime-Version: 1.0
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

On Wed, 2020-08-26 at 10:01 -0300, Fabio Estevam wrote:
> On Wed, Aug 26, 2020 at 8:54 AM Matthias Schiffer
> <matthias.schiffer@ew.tq-group.com> wrote:
> 
> > Before 8cdcd8aeee281, num_chipselect was set to 3 for spi0 and to 1
> > for
> > spi1 in arch/arm/mach-imx/mach-mx31lite.c. My understanding is that
> > it
> > would make sense to add this as num-cs to
> > arch/arm/boot/dts/imx31-lite.dts.
> 
> Or just pass cs-gpios instead?

Using GPIOs for chipselect would require different pinmuxing. Also, why
use GPIOs, when the SPI controller has this built in?