Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp377711pxa; Wed, 26 Aug 2020 13:06:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy6VKXZurssx8CN3IeEbV+oahyh08fAwoCb1RR95OaRzugemQmNCBhZfgu6sag3ISueei+a X-Received: by 2002:aa7:d1ce:: with SMTP id g14mr12129147edp.2.1598472414923; Wed, 26 Aug 2020 13:06:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598472414; cv=none; d=google.com; s=arc-20160816; b=bgDHNilGF632536toELUwS8KvcOpWGaAK/z2HuZCCChbSfbEkrynmjYRCC4g9FvXLN bq1ZPNJqdMA+iRULp87xRX1SZgMwkW2mYaMTTEtyUJJEOqNg6ddhtpKh1bZ/G3S/hmAI ofYYEQi3xfnNO7e3/f/69oizUHBzPV/dfGLeZv2g8znTQ6mG2WOsYl2qdMYSRRyc00fF YRe05XL2cNURt9IANbEVxj4rSi7Lq8OxpFCAEcU4We7Ho5BLBp0td8JuMZ0ARM9rm9mz 7M2dAnTd+dS298egeqcql/gz2JnRLBBOVodfqRwuVs11uGXFUm9sHRSsWVTkBaU2huu+ eQVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=uYGyWVuTrlRb0bsFIFzlygN7ungf01Az+VJ6uCd1/Pc=; b=X1Sfh0XzmRIdLDYSOiCLSKzeThYYqo7yWNkQ9CRAkja2ZfgEPD+ep2Xpt+59VMPcl8 boDGH9X+KkesRgtzLT667qSZHtu4MCbp/Eno1oIAPAAK6TE3NzQbsAPUXXZkBSTU3d46 63y64N5UQzKFywsEXYesWRCmLdIEN2TzHMJRrZUGdkFFVn8vSrjW2NKRjOG7Rs/qEG8n MQf1fwLJhZmw67jMbwLIbyCKLNhYgdDbJ2g9yfvlS/cXoCpDvgaoEPsdr4dGiNLGTCUP 2qeY02ukYJ4bOcm93IF75oRWXDhGS6Z0sYAfF1ARD8FobRdyxxAPuy5tBezjqM0oZwZV UVwg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=QmBUHA6u; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gl24si2301021ejb.461.2020.08.26.13.06.32; Wed, 26 Aug 2020 13:06:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=QmBUHA6u; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726936AbgHZUFv (ORCPT + 99 others); Wed, 26 Aug 2020 16:05:51 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:8678 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726995AbgHZUFk (ORCPT ); Wed, 26 Aug 2020 16:05:40 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 26 Aug 2020 13:04:37 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 26 Aug 2020 13:05:40 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 26 Aug 2020 13:05:40 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 26 Aug 2020 20:05:36 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Wed, 26 Aug 2020 20:05:35 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.174.186]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 26 Aug 2020 13:05:35 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v5 5/7] arm64: tegra: Add missing timeout clock to Tegra186 SDMMC nodes Date: Wed, 26 Aug 2020 13:05:12 -0700 Message-ID: <1598472314-30235-6-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1598472314-30235-1-git-send-email-skomatineni@nvidia.com> References: <1598472314-30235-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1598472277; bh=uYGyWVuTrlRb0bsFIFzlygN7ungf01Az+VJ6uCd1/Pc=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=QmBUHA6uu+WZv4Qots4h6+TlHF+sGy31Aw21nMPmW4iS/kLOSS+wIdQ4WxN4AoIZB y6NhNnkMkoBYDi7N7NhnRGJNu/Z/FRexgstzwz/XDdk7siSGvf/bF/Hu6PGqlzt53K 9fs++7zAOacNYbeqxW+TpV6+18km6roxcbxzXr1k+QYriBSECALfQjZ0lZRCK7+e1F v7ftoBkMruZJ1ieakQvImuiaZPLmissdFs4G3flHgCzxQQwNZ1F2k/8Cpc5OTwmY60 J5600oHRRQ9og0eQ/Vgpk2je5OaGt8h5zbJDXfckClUqsoU6V0jvOC70V+AnHEtv6G ZydCTO70GS7ug== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 39cb62cb8973 ("arm64: tegra: Add Tegra186 support") Tegra186 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra186 SDMMC advertises 12Mhz as timeout clock frequency in host capability register and uses it by default. So, this clock should be kept enabled by the SDMMC driver. Fixes: 39cb62cb8973 ("arm64: tegra: Add Tegra186 support") Cc: stable # 5.4 Tested-by: Jon Hunter Reviewed-by: Jon Hunter Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index 34d249d..8eb61dd 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -337,8 +337,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03400000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC1>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC1>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRA &emc>, @@ -366,8 +367,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03420000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC2>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC2>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC2>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRAA &emc>, @@ -390,8 +392,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03440000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC3>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC3>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCR &emc>, @@ -416,8 +419,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03460000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC4>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC4>, <&bpmp TEGRA186_CLK_PLLC4_VCO>; assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLC4_VCO>; -- 2.7.4