Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp155633pxa; Wed, 26 Aug 2020 20:52:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzPBX8nndIiCjdu+WZ0cOOucDhXJu09bF6g1IsOyy621yBB5/6KNiCsw+FIDFLdA36Gem9H X-Received: by 2002:a17:906:b082:: with SMTP id x2mr19898816ejy.349.1598500377747; Wed, 26 Aug 2020 20:52:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598500377; cv=none; d=google.com; s=arc-20160816; b=M6nUn/UVL2iTCUaVowWVU1Pg20Zwpr8wAekjGow4ujzROuYiJ36bwkO+DDXAdd33bB XhE0FE3h+1CPt5kLfWi8RoX/kICvIussGxlyyBO+jfkm+HCYGQvjuJJ+lw76WLk7m6/q ofYPrDZFGRLIDh9CTxwrBt5Vyt8UcxkvgfQ3UffH7R4GvYz1d8spRSBC6zzjk51DIcFb 0puZlO1pPBYiuB+vMHd+FuqQsVRWoXvstWAwggfGP7Ua+19CXKSB5Gdo/wolehINNXOU NEd8T8Ry+ucwJAlfxRXFlzwtWpuxHZmrbLvT+evJQ83nV1PJL1HL/NPzQdGYO/tUA4hO nnYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=uYGyWVuTrlRb0bsFIFzlygN7ungf01Az+VJ6uCd1/Pc=; b=ytN85N04Bdl5VLhXbf3PZi5ZWHSrIvoaGjrz81HMiomBHye7xRsxXlXVWC9dnYbGaH JufMug+aqTTcCPz9w+wnGh0Wnqf/+vgtJAXWJwWNLst9ePDSEq5vYHLjlSZR4rWSTg58 WWE4d9PhOlgQeN4lBNTdXxL7tkVu6F6lJTIoSDphtCbb1yWBKNVeCm4fUIjxJh/8gDG8 THSmi0IiXNsD6gyAG0rXlo97Umt64oySmVegyCZcUNRRXlYEubdgpqMdIUA4UqtLcYAE 8YwqbZnnkXmqBoD8bbKnKwrfQXSJlpnzE2qLqi8DZvBZS39q7UuqhlSB1PJlimS1RgAc f6Ag== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=hO9cT3op; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e9si816714eds.561.2020.08.26.20.52.35; Wed, 26 Aug 2020 20:52:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=hO9cT3op; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727048AbgH0Dud (ORCPT + 99 others); Wed, 26 Aug 2020 23:50:33 -0400 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:4258 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726995AbgH0Dub (ORCPT ); Wed, 26 Aug 2020 23:50:31 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 26 Aug 2020 20:48:30 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 26 Aug 2020 20:50:31 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 26 Aug 2020 20:50:31 -0700 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 27 Aug 2020 03:50:30 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 27 Aug 2020 03:50:29 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.174.186]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 26 Aug 2020 20:50:29 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v6 5/7] arm64: tegra: Add missing timeout clock to Tegra186 SDMMC nodes Date: Wed, 26 Aug 2020 20:49:59 -0700 Message-ID: <1598500201-5987-6-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1598500201-5987-1-git-send-email-skomatineni@nvidia.com> References: <1598500201-5987-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1598500110; bh=uYGyWVuTrlRb0bsFIFzlygN7ungf01Az+VJ6uCd1/Pc=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=hO9cT3ophS3URjNq1uA9MW/O5vtNI/K8bcxT3W0hB289WKgm3+ZEIb/eqc3BGN2dY Ppelf6cTXhLz/cJn05wov448EyRj0uUII8fSLZSIFf/vRi4LQjiO+7ZszorrdnRfI7 LK6EGzfT6yf3skKBhOjJeAqIMzsnx/5C/gUQP6uXLKSJSwI4exjYW5jsRL4S97l4Ko jDVBLE2wQ2fonYDIizunfsBhcIuJzFiKumPT4rA/IlL8lYEUAykqqQcoCQ6o/5dDCQ Q4R6CRxtD6XOhMTVuqbUG5vAK0nnqk1Q0p+Mu7riR/QjfmW5pMnjKukiYoXRkds6OM BJcOSeJ0eu+HQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 39cb62cb8973 ("arm64: tegra: Add Tegra186 support") Tegra186 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra186 SDMMC advertises 12Mhz as timeout clock frequency in host capability register and uses it by default. So, this clock should be kept enabled by the SDMMC driver. Fixes: 39cb62cb8973 ("arm64: tegra: Add Tegra186 support") Cc: stable # 5.4 Tested-by: Jon Hunter Reviewed-by: Jon Hunter Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index 34d249d..8eb61dd 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -337,8 +337,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03400000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC1>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC1>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRA &emc>, @@ -366,8 +367,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03420000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC2>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC2>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC2>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRAA &emc>, @@ -390,8 +392,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03440000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC3>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC3>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCR &emc>, @@ -416,8 +419,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03460000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC4>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC4>, <&bpmp TEGRA186_CLK_PLLC4_VCO>; assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLC4_VCO>; -- 2.7.4