Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp156170pxa;
        Wed, 26 Aug 2020 20:54:26 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJynVOwMJlUBKVCitMM4gXifwvphddDp8sI1GqnHLPGlgPAfntyiF02U3lHPOfOy0M+0HSi1
X-Received: by 2002:a17:906:4994:: with SMTP id p20mr17575620eju.299.1598500465927;
        Wed, 26 Aug 2020 20:54:25 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1598500465; cv=none;
        d=google.com; s=arc-20160816;
        b=V42BKlIKgb7godGUV6vKA9PB8hyj+WFJkoFv2qvzU+D9yeQdcQfK4ESs4Dng3PxEq+
         RQzYrJeuyLdPqICCWqw1ENo+8zzslsWc6ysuaAL6KbJ4RxeTijYIHtisAiw6hD7YNhOc
         jOu+BkWTa1vO8KvCXg7o+71GauNLVqb+51y8qZdFr+bnMFvWw149io3cHWy0Q9rpnDNl
         kuEf0K16R6LIuA/PlJxuw2sYa/1BLuIGERvX6uiO6YibmIaFQ+sSNb4QTd7iwf5z2X/H
         cqx5cte/1rrHV6YYFnCaE4tvlzuNIZEICz7QDlQ7A7cf9u95AjylbsbWoHYC/mWPO0Cc
         bLOA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=mAvMY8UFkvIoiC2Q/WfFkGUp3FgHP5BU81gQ8cOzMZI=;
        b=Mg6VV717emUMGQ6S7O+52lv1OI5qhWdCfn1H26sgR+QZ/tXNL45B52jHMlCrFhHgdj
         GjxAaE9C3aag/xcVADpJWI79D6KsocB56Rx0SnHoC6aXIABRB/jvpzBwK8+4OmzNEdx0
         SaI3bp5FJBmK+ssF6Dkyj+eq7994vny0ZFFYMoDXzIZMGnQ0VkPV3vsSy3CC+70vm8Qb
         6G/eWifsE2YY4Z3hl2oXkFlnIy4Zoif8t7V1AUu5j04zYBv+u8k5DWFJYDowqjGxB2fC
         OV+Jmir6zGEvt+q64h6ApY7u7ln2EvmjgOMp3biMncyNuSgmJhJawT8+E9xGv/cnblsJ
         iHsA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=V2b3++2p;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id g6si675076edv.515.2020.08.26.20.54.01;
        Wed, 26 Aug 2020 20:54:25 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=V2b3++2p;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727849AbgH0DvE (ORCPT <rfc822;daisukeokaopensource@gmail.com>
        + 99 others); Wed, 26 Aug 2020 23:51:04 -0400
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:18235 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727001AbgH0Duc (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 26 Aug 2020 23:50:32 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5f472d790000>; Wed, 26 Aug 2020 20:50:17 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Wed, 26 Aug 2020 20:50:31 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Wed, 26 Aug 2020 20:50:31 -0700
Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 27 Aug
 2020 03:50:30 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Thu, 27 Aug 2020 03:50:30 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.174.186]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5f472d850002>; Wed, 26 Aug 2020 20:50:30 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <adrian.hunter@intel.com>, <ulf.hansson@linaro.org>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <robh+dt@kernel.org>
CC:     <skomatineni@nvidia.com>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <stable@vger.kernel.org>
Subject: [PATCH v6 6/7] arm64: tegra: Add missing timeout clock to Tegra194 SDMMC nodes
Date:   Wed, 26 Aug 2020 20:50:00 -0700
Message-ID: <1598500201-5987-7-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1598500201-5987-1-git-send-email-skomatineni@nvidia.com>
References: <1598500201-5987-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1598500217; bh=mAvMY8UFkvIoiC2Q/WfFkGUp3FgHP5BU81gQ8cOzMZI=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=V2b3++2pfhNjeworO87F9FfTjKRRhFojaISwIfwgGMakgYv81JjcyZIJ45Dtgy85v
         8wLSWdMIHD4I57R3U46xctBcEaBF4LUYM2mv0PCKJLOzUcfNlhjGwC5fj9wZjAwf3Z
         5FKAaA+rl4uorFOwbO1+U7SzzbgwqKCvIuRLbeOCSr1+GHdY1ZkKoANZ1Mv3sw8/UX
         p4fq+Y7XdXGeHfN+vb94idWMkL0uBnu7ufYEb+XuKrNoVg1X3ttNKR17FT5J5iOtyb
         vmfKb0O1lwDV2lTZnqikMj/wNo9euItiVtEiU4bwyDsz5R9JJfB3HB5kLcpFQ3oCNc
         KUtzQJM1lKCgw==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

commit 5425fb15d8ee ("arm64: tegra: Add Tegra194 chip device tree")

Tegra194 uses separate SDMMC_LEGACY_TM clock for data timeout and
this clock is not enabled currently which is not recommended.

Tegra194 SDMMC advertises 12Mhz as timeout clock frequency in host
capability register.

So, this clock should be kept enabled by SDMMC driver.

Fixes: 5425fb15d8ee ("arm64: tegra: Add Tegra194 chip device tree")
Cc: stable <stable@vger.kernel.org> # 5.4
Tested-by: Jon Hunter <jonathanh@nvidia.com>
Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 15 +++++++++------
 1 file changed, 9 insertions(+), 6 deletions(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index 48160f4..ca5cb6a 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -460,8 +460,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03400000 0x10000>;
 			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC1>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC1>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			resets = <&bpmp TEGRA194_RESET_SDMMC1>;
 			reset-names = "sdhci";
 			interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRA &emc>,
@@ -485,8 +486,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03440000 0x10000>;
 			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC3>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC3>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			resets = <&bpmp TEGRA194_RESET_SDMMC3>;
 			reset-names = "sdhci";
 			interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCR &emc>,
@@ -511,8 +513,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03460000 0x10000>;
 			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC4>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC4>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			assigned-clocks = <&bpmp TEGRA194_CLK_SDMMC4>,
 					  <&bpmp TEGRA194_CLK_PLLC4>;
 			assigned-clock-parents =
-- 
2.7.4