Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp240075pxa; Thu, 27 Aug 2020 00:24:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyNXNnca3OUedZRzB85j9BJM5cAH4az34WuTY20eaUNXF8ZgUA84ns/l4xv+9fN3HxJ4fjg X-Received: by 2002:a17:906:cc4a:: with SMTP id mm10mr18924322ejb.451.1598513069250; Thu, 27 Aug 2020 00:24:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598513069; cv=none; d=google.com; s=arc-20160816; b=EdYxHFmuZIybWGp/SJ+hkQiLD56SVzEWh4wlnyVPMpWIQTCZiywi1TD+WGu2uGIq9r 7IyeseweU+wqem/qLrb74GrZUqVTEK+VGSdN3FeSQhuZLEZJ5dX0TlRC5bZfqgmkCLUF CJYN5ITdSiH229w3PQmjggo/79+FIi1Xi1RR7DayUip+hGAtZqAkFTUap+K/BWOoVW22 aU1gNRiPmeWblHedNL0JcUe7qpCWkQZr3Lakg90Dj0mNFg43qPIyJlgh48NthOiSyhr7 SRLkxOpEHP2wTMfFINZJyGMXjePryAu1Vs/PDn2pe/gxKfW+xOgCrdSjmcWTWqkNDwxV VpPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=XwGmwMIIYdrDy6Y3ICeaN4bEoGRK+NWOLS2IGOw0OWc=; b=aO1hMOx/H9KyyhcNNz51sPfHwImTE0n53qnVeFsb5iRILAOqI+7IuB3Zb8tButjdo5 XQaMAtjjTVMyU8cl199lCgG1LTw2RiJfsfB54Q50KUeuuo7G8xqPh93+0IqjI0Zu0eff wt5zIk6Fcja/mga7lTp1MIFUPGKLd6jfR22I6G8Yd4TOOu4h3SKi3DXGljmZWid5bT09 tSyZRxJDh1a4Qv6L1xPW6LVD9KeJT7+D9wZQw/BZHARDMxpfNMsn6DNY5vKTLTqzOi6p BomQpzLmYiRmjfvZKy8TXv/7dS8YQRJYwLQlepOFssxAKLpOWJMCdhDg4/ZCp9RieHVs nJGQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=PikdmGCX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h12si835456ejx.85.2020.08.27.00.24.06; Thu, 27 Aug 2020 00:24:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=PikdmGCX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728078AbgH0HVr (ORCPT + 99 others); Thu, 27 Aug 2020 03:21:47 -0400 Received: from mx07-00178001.pphosted.com ([185.132.182.106]:28850 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727991AbgH0HVd (ORCPT ); Thu, 27 Aug 2020 03:21:33 -0400 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 07R7Ivpf016719; Thu, 27 Aug 2020 09:21:20 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=STMicroelectronics; bh=XwGmwMIIYdrDy6Y3ICeaN4bEoGRK+NWOLS2IGOw0OWc=; b=PikdmGCXuf7CNVzwK0fV6c7F5+1Q9N2ZnOstbnPwNTR8T8R8TzGvjIC+VM7lrwKzc0ub e4SsQKuuQU2xdl1/n5mJqWZbCeFIrKFi/C3Uz1di1/M8CMcaRivbR2yfHiCAmvcp4bn7 MiiJuFe6QCYflwT91ST5BcvaMANTbeUuHtKZTUfwkeISd5bqnYTnkBqPWxO7g+O8lTXe OmxEP9zsIigBHrziMjTl8vpBCX0R6yxGfJG6vhJKTp6N2BlSwpUqJKdftweX2BgGaJzJ uaGEcDmcizvDXkQgAgSpW4OK8/zos2XL/9Qrv6QZ0WGfjYS8dF14wAQbgtPptK54yPg6 1g== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 333b6xcfeg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 27 Aug 2020 09:21:20 +0200 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 681B010002A; Thu, 27 Aug 2020 09:21:20 +0200 (CEST) Received: from Webmail-eu.st.com (sfhdag3node1.st.com [10.75.127.7]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 57838212648; Thu, 27 Aug 2020 09:21:20 +0200 (CEST) Received: from localhost (10.75.127.45) by SFHDAG3NODE1.st.com (10.75.127.7) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 27 Aug 2020 09:21:19 +0200 From: Arnaud Pouliquen To: Rob Herring , Alexandre Torgue CC: , , , , , Fabien Dessenne , Arnaud Pouliquen , Mathieu Poirier , Ohad Ben-Cohen , Bjorn Andersson Subject: [PATCH 2/3] dt-bindings: remoteproc: stm32_rproc: update for firmware synchronization Date: Thu, 27 Aug 2020 09:21:00 +0200 Message-ID: <20200827072101.26588-3-arnaud.pouliquen@st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200827072101.26588-1-arnaud.pouliquen@st.com> References: <20200827072101.26588-1-arnaud.pouliquen@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.45] X-ClientProxiedBy: SFHDAG6NODE2.st.com (10.75.127.17) To SFHDAG3NODE1.st.com (10.75.127.7) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.235,18.0.687 definitions=2020-08-27_02:2020-08-27,2020-08-27 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add new properties description used to attach to a pre-loaded firmware according to the commit 9276536f455b3 ("remoteproc: stm32: Parse syscon that will manage M4 synchronisation") which updates the driver part. Signed-off-by: Arnaud Pouliquen --- .../bindings/remoteproc/st,stm32-rproc.yaml | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/Documentation/devicetree/bindings/remoteproc/st,stm32-rproc.yaml b/Documentation/devicetree/bindings/remoteproc/st,stm32-rproc.yaml index 4ffa25268fcc..e50957d86b1c 100644 --- a/Documentation/devicetree/bindings/remoteproc/st,stm32-rproc.yaml +++ b/Documentation/devicetree/bindings/remoteproc/st,stm32-rproc.yaml @@ -96,6 +96,25 @@ properties: 3rd cell: register bitmask for the deep sleep bit maxItems: 1 + st,syscfg-m4-state: + $ref: "/schemas/types.yaml#/definitions/phandle-array" + description: | + Reference to the tamp register which exposes the Cortex-M4 state. + 1st cell: phandle to syscon block + 2nd cell: register offset containing the Cortex-M4 state + 3rd cell: register bitmask for the Cortex-M4 state + maxItems: 1 + + st,syscfg-rsc-tbl: + $ref: "/schemas/types.yaml#/definitions/phandle-array" + description: | + Reference to the tamp register which references the Cortex-M4 + resource table address. + 1st cell: phandle to syscon block + 2nd cell: register offset containing the resource table address + 3rd cell: register bitmask for the resource table address + maxItems: 1 + st,auto-boot: $ref: /schemas/types.yaml#/definitions/flag description: -- 2.17.1