Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp240088pxa; Thu, 27 Aug 2020 00:24:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw9QHO4aDYvpBoaVlw5pqaR66/rKU8tnICWIi6eXBP5pPyIVPwwYwgyKMIw2Jl4RiIhoPpw X-Received: by 2002:aa7:c50b:: with SMTP id o11mr17848658edq.59.1598513072298; Thu, 27 Aug 2020 00:24:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598513072; cv=none; d=google.com; s=arc-20160816; b=ADdf4AToc8a81tKa4WvFLitfr/ccL3ASY+tOa98HzETjQIv+RPja1wQheFrn/Fnojf 7+u8I3DowmUuEnSZXwZ5AjZe1GpZGLYPdUm7QKqzgrfMW9WaStZa7/bTjET7dJKU4/q7 8ieC/n8wtdAvCPmtUUS7K9FHCt/KhPL4mDSXQBDj4uh0uob7cK0FzGxYok4HHnU+k5cW 7THKdoq66shYhDAsP0XYXCF2Udq73xznW3uiEAuxuLlEWfKD+w+4Xp/Hq7NBa7L8P0wx QxRaxC3qHNt/ywAXTLEMUONQN3lISHn473pl0QwZgbG2f4wDdQMTWOnx8+j0Q6GuRRcX alWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=9bTCitwnBAltRZQ7gOYLHIo8QHxlqk1VrxB1btIyl3k=; b=txhfeDcZUXJo5hfWx4V0NIWqjwpMtYk7HYd965OzBWIngfI7IX5CqRy+dKgAuYY7x+ OeANlgCa/r6nfpYjc1lIXmYwFzn9VGRo00pQADODYgkrOCug0Y/osbWQ1pT3iFsuOSpV tUro07D7zWmW26WHfgWUtjmPqUTUhwK8jDo8A1gSPL3HTVv7uwKG5gtesmvEIhRGPuNs cKUAppzHkwTKFGxcEhGeaNZFMsh2VPzNqpah77X+E1Aok0x5UmFfoPJZ0Iofnz9GmeDd 21BQP+6gQwew3WKdr1zPD0jDRUsss+xcHzmsA7VgvlTnDsCBSgPnhc9m0VdLHMiluq3f E7eQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=SZltyI84; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u26si764932ejz.613.2020.08.27.00.24.09; Thu, 27 Aug 2020 00:24:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=SZltyI84; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728086AbgH0HVu (ORCPT + 99 others); Thu, 27 Aug 2020 03:21:50 -0400 Received: from mx07-00178001.pphosted.com ([185.132.182.106]:22016 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726882AbgH0HVd (ORCPT ); Thu, 27 Aug 2020 03:21:33 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 07R7Ho8j013608; Thu, 27 Aug 2020 09:21:23 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=STMicroelectronics; bh=9bTCitwnBAltRZQ7gOYLHIo8QHxlqk1VrxB1btIyl3k=; b=SZltyI84G5I3H89Zdo7KZ/TXsfPszKhCDxsNzPo5pVtE6yxVAOo1aNf45b7GHE6b/ZJQ 3ko/Hyx+2Ghn4Iv4Yx7006IPxHHOFxdCLpbJwcWe4MP/vJHmancbJGKftoMk3w4p8T2L nQXlH9ugTxMfZGyIR5T/nEfa9Ps9WvEJFt820mjWeqfSEbH+xsTceHiQCc3T+ngioGhp h8vfNSV0jymM/30WYOgci71fFvx7R7I+oFhhorZ+BNy8z9uo47nzyLygac9F/YqcdeW2 TMBj1kp41XelvDEREmqZus7i5zJaVwmWxaG5iGuy1QceWn6ZFDlVQkQ8712+9aU8saf6 aw== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 333b2mvfv6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 27 Aug 2020 09:21:23 +0200 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 87C5610002A; Thu, 27 Aug 2020 09:21:21 +0200 (CEST) Received: from Webmail-eu.st.com (sfhdag3node1.st.com [10.75.127.7]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 7A770212648; Thu, 27 Aug 2020 09:21:21 +0200 (CEST) Received: from localhost (10.75.127.45) by SFHDAG3NODE1.st.com (10.75.127.7) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 27 Aug 2020 09:21:20 +0200 From: Arnaud Pouliquen To: Rob Herring , Alexandre Torgue CC: , , , , , Fabien Dessenne , Arnaud Pouliquen , Mathieu Poirier , Ohad Ben-Cohen , Bjorn Andersson Subject: [PATCH 3/3] ARM: dts: stm32: update stm32mp151 for remote proc synchronisation support Date: Thu, 27 Aug 2020 09:21:01 +0200 Message-ID: <20200827072101.26588-4-arnaud.pouliquen@st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200827072101.26588-1-arnaud.pouliquen@st.com> References: <20200827072101.26588-1-arnaud.pouliquen@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.45] X-ClientProxiedBy: SFHDAG7NODE1.st.com (10.75.127.19) To SFHDAG3NODE1.st.com (10.75.127.7) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.235,18.0.687 definitions=2020-08-27_02:2020-08-27,2020-08-27 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Two backup registers are used to store the Cortex-M4 state and the resource table address. Declare the tamp node and add associated properties in m4_rproc node to allow Linux to attach to a firmware loaded by the first boot stages. Associated driver implementation is available in commit 9276536f455b3 ("remoteproc: stm32: Parse syscon that will manage M4 synchronisation"). Signed-off-by: Arnaud Pouliquen --- arch/arm/boot/dts/stm32mp151.dtsi | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm/boot/dts/stm32mp151.dtsi b/arch/arm/boot/dts/stm32mp151.dtsi index bfe29023fbd5..842ecffae73a 100644 --- a/arch/arm/boot/dts/stm32mp151.dtsi +++ b/arch/arm/boot/dts/stm32mp151.dtsi @@ -1541,6 +1541,11 @@ status = "disabled"; }; + tamp: tamp@5c00a000 { + compatible = "st,stm32-tamp", "syscon"; + reg = <0x5c00a000 0x400>; + }; + /* * Break node order to solve dependency probe issue between * pinctrl and exti. @@ -1717,6 +1722,8 @@ st,syscfg-holdboot = <&rcc 0x10C 0x1>; st,syscfg-tz = <&rcc 0x000 0x1>; st,syscfg-pdds = <&pwr_mcu 0x0 0x1>; + st,syscfg-rsc-tbl = <&tamp 0x144 0xFFFFFFFF>; + st,syscfg-m4-state = <&tamp 0x148 0xFFFFFFFF>; status = "disabled"; }; }; -- 2.17.1