Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp455101pxa; Thu, 27 Aug 2020 07:01:06 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzoQr3dVUGrhBIqv+SbiQgI9E8BTGjNuYYIcuzjTBktojRMzYBHQOfaBKNtpMggiWay2KUH X-Received: by 2002:a05:6402:b45:: with SMTP id bx5mr20470328edb.22.1598536866471; Thu, 27 Aug 2020 07:01:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598536866; cv=none; d=google.com; s=arc-20160816; b=BRvdhgCravAtsHqI+mqP+mVnNb8KcXZNXi5FHL5GENLf+FNXYEodsxeWtZwoRQPD1j jXBRx36Appe/p/wzMSusXjh1RRwtX16Ipm4Uf39r1G4oMh00eGC7fXdN4Vk9cBXLHDca EAPpkgcu+mZb+g12hs0mGvflgcv0W3cjFMVm842cV7cWir69js4cazGX8FX2P2y8lTeQ ow1rwtleelvK2BiHKzH52DyQ35uoKf70vxKakFG32hwm9JHaGIChW9/NFzFBEN2Yf+2+ vo7+WtujVhXsb3Vh5o/GE6H6KVyMvHcoZXdmi5H5tlPHc9NeBQfRRMSd/mgsSIcWfxpV Buhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=W3EFPRVbhmSqLD27PpfoaSoJkn43bxXalalQzavb36k=; b=NQB+hsnK+fnWmPhV5Efk6geAftuadHLTdwMgu2qaVlU20jBXp4vN32RcW03+Ys3jpu 81Q4wGBiUV4FomhbR1JxL1ogDym2SXk+JwIon9qv4qRVIEfpyF4Ec4U0Gtlt57jm1hnb /yOW+afl1a9/mvqLMl3vN2REj+qEsL6tJ3Z33L46u9Cx3ea4noPwTORqDXFyDlCax0Sn kfn9UseLuGFwC/7v8HHDokDYJeioTlnaSgbaWOYU1pnooO5FjpbLkX9l8YfO2RvFDuA8 YOOw083Hql6PrZ6XPm2HfU+nSMhGX0hrq/dyPTmI/UYuBGMgVXaH3jGc/UdvuqxYSLdP BimQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w26si1577340edu.383.2020.08.27.07.00.41; Thu, 27 Aug 2020 07:01:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728048AbgH0N5E (ORCPT + 99 others); Thu, 27 Aug 2020 09:57:04 -0400 Received: from foss.arm.com ([217.140.110.172]:58330 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727781AbgH0Nnv (ORCPT ); Thu, 27 Aug 2020 09:43:51 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 0A38C31B; Thu, 27 Aug 2020 06:42:58 -0700 (PDT) Received: from [192.168.1.190] (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id D9E2B3F68F; Thu, 27 Aug 2020 06:42:55 -0700 (PDT) Subject: Re: [PATCH 26/35] kasan, arm64: Enable TBI EL1 To: Andrey Konovalov Cc: Catalin Marinas , Dmitry Vyukov , kasan-dev , Andrey Ryabinin , Alexander Potapenko , Marco Elver , Evgenii Stepanov , Elena Petrova , Branislav Rankov , Kevin Brodsky , Will Deacon , Andrew Morton , Linux ARM , Linux Memory Management List , LKML References: <518da1e5169a4e343caa3c37feed5ad551b77a34.1597425745.git.andreyknvl@google.com> <20200827104033.GF29264@gaia> <9c53dfaa-119e-b12e-1a91-1f67f4aef503@arm.com> <20200827111344.GK29264@gaia> From: Vincenzo Frascino Message-ID: <30b90e66-2ac0-82b3-b590-5a2b35fad446@arm.com> Date: Thu, 27 Aug 2020 14:45:09 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Andrey, On 8/27/20 1:43 PM, Andrey Konovalov wrote: > On Thu, Aug 27, 2020 at 1:15 PM Vincenzo Frascino > wrote: >> >> >> >> On 8/27/20 12:13 PM, Catalin Marinas wrote: >>> On Thu, Aug 27, 2020 at 12:05:55PM +0100, Vincenzo Frascino wrote: >>>> On 8/27/20 11:40 AM, Catalin Marinas wrote: >>>>> On Fri, Aug 14, 2020 at 07:27:08PM +0200, Andrey Konovalov wrote: >>>>>> diff --git a/arch/arm64/mm/proc.S b/arch/arm64/mm/proc.S >>>>>> index 152d74f2cc9c..6880ddaa5144 100644 >>>>>> --- a/arch/arm64/mm/proc.S >>>>>> +++ b/arch/arm64/mm/proc.S >>>>>> @@ -38,7 +38,7 @@ >>>>>> /* PTWs cacheable, inner/outer WBWA */ >>>>>> #define TCR_CACHE_FLAGS TCR_IRGN_WBWA | TCR_ORGN_WBWA >>>>>> >>>>>> -#ifdef CONFIG_KASAN_SW_TAGS >>>>>> +#if defined(CONFIG_KASAN_SW_TAGS) || defined(CONFIG_KASAN_HW_TAGS) >>>>>> #define TCR_KASAN_FLAGS TCR_TBI1 >>>>>> #else >>>>>> #define TCR_KASAN_FLAGS 0 >>>>> >>>>> I prefer to turn TBI1 on only if MTE is present. So on top of the v8 >>>>> user series, just do this in __cpu_setup. >>>> >>>> Not sure I understand... Enabling TBI1 only if MTE is present would break >>>> KASAN_SW_TAGS which is based on TBI1 but not on MTE. >>> >>> You keep the KASAN_SW_TAGS as above but for HW_TAGS, only set TBI1 later >>> in __cpu_setup(). >>> >> >> Ok, sounds good. > > Sounds good to me too. > > Vincenzo, could you take care of Catalin's comments on your (arm64) > patches, do the rebase onto user mte v8, and share it with me? I'll > work on KASAN changes in the meantime, and then integrate everything > together for v2. > I am happy to do that. I will be on holiday though from this Saturday till the September, 9. After that I will start the rebasing. > Perhaps the best way to test only the arm64 part is writing a simple > module that causes an MTE fault. (At least that's what I did when I > was testing core in-kernel MTE patches separately.) Or reuse this > series, all KASAN patches should rebase cleanly on top of the latest > mainline. > I can reuse the patches as they are, unless they require changes when I start rebasing. In such a case to not duplicate the work I will scale back to use a simple module. -- Regards, Vincenzo