Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp517026pxa; Thu, 27 Aug 2020 08:24:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzGhkdf0lVyWNTtZYmQz4YqRvePCcUfncFYMKb86dsUK6jHM7ybpoeRaL5+8E8i8FKxw4jG X-Received: by 2002:a05:6402:1d17:: with SMTP id dg23mr20433391edb.198.1598541889588; Thu, 27 Aug 2020 08:24:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598541889; cv=none; d=google.com; s=arc-20160816; b=YXM+WX4OWhzrxmwg3hDvT7tGuhd1QBoPe0GKTw2HrgDcZU6Erg6nt7mhDkSQx2f+Gi 0zwSCKbDXpRrR51xJh/g2h6sKt4D6Ea2VmGFFviHukkoXxHS895Ps+OA/mpFqhsyQjVD lUB3CxnzhkfQHLe2lxecfwGJCBzekHU9HZAswAHrd7gnXkGz1WwwItWnCKZGekpabAuh pNPOvRuYzt0e/S1bbE5r9m+nrzusxaXffUS+lJP1pPITB3Nxlb4s2MhUAz6be4a7QtWV RxR7pyXHck6Iig7BPPKTtD+p3Q9xS+j4H+G7yS05349XutyWVfflJWU5Uyqv7x09YFNc +8WA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=Rd/tHTlXW8dTpodpayo6Hm5m4V9VVKaJz5d+oRmY7+M=; b=qvYRIfcP6wha+tfA+iZ1/1z0HSWkIgNkxIB34WYfxAcTj6MHX1rko0pmgnP5o0V3fY 0U9E9kysnH1NTluvSHFEdB5jiRDW4jLrdxrLZvTsWSUqmUlq9PPx13/jiKXYure4+xhN KBCP4nbK6M5iKRFGOfPDj550e0JYFnO9ma+lZVVemR3iSzW2D63a7JxOrqigXx78KqrB 2ybGRfT07BouxhxmT1voaXsAj8GveIbe09tPWNj0C323zPmtncBLFHHiBMSPnHm2rq9B IsjkFWFGv/NmM3qL3nDGj2E+FvilR5hVa2NGkv0xJ1DVLtrwT/GSYaJHUkXkfUIFud4R aBPw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p23si1613465edt.386.2020.08.27.08.24.27; Thu, 27 Aug 2020 08:24:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728556AbgH0PXZ (ORCPT + 99 others); Thu, 27 Aug 2020 11:23:25 -0400 Received: from foss.arm.com ([217.140.110.172]:57092 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728465AbgH0L36 (ORCPT ); Thu, 27 Aug 2020 07:29:58 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id AD5041045; Thu, 27 Aug 2020 04:03:44 -0700 (PDT) Received: from [192.168.1.190] (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 858883F68F; Thu, 27 Aug 2020 04:03:42 -0700 (PDT) Subject: Re: [PATCH 26/35] kasan, arm64: Enable TBI EL1 To: Catalin Marinas , Andrey Konovalov Cc: Dmitry Vyukov , kasan-dev@googlegroups.com, Andrey Ryabinin , Alexander Potapenko , Marco Elver , Evgenii Stepanov , Elena Petrova , Branislav Rankov , Kevin Brodsky , Will Deacon , Andrew Morton , linux-arm-kernel@lists.infradead.org, linux-mm@kvack.org, linux-kernel@vger.kernel.org References: <518da1e5169a4e343caa3c37feed5ad551b77a34.1597425745.git.andreyknvl@google.com> <20200827104033.GF29264@gaia> From: Vincenzo Frascino Message-ID: <9c53dfaa-119e-b12e-1a91-1f67f4aef503@arm.com> Date: Thu, 27 Aug 2020 12:05:55 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20200827104033.GF29264@gaia> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 8/27/20 11:40 AM, Catalin Marinas wrote: > On Fri, Aug 14, 2020 at 07:27:08PM +0200, Andrey Konovalov wrote: >> diff --git a/arch/arm64/mm/proc.S b/arch/arm64/mm/proc.S >> index 152d74f2cc9c..6880ddaa5144 100644 >> --- a/arch/arm64/mm/proc.S >> +++ b/arch/arm64/mm/proc.S >> @@ -38,7 +38,7 @@ >> /* PTWs cacheable, inner/outer WBWA */ >> #define TCR_CACHE_FLAGS TCR_IRGN_WBWA | TCR_ORGN_WBWA >> >> -#ifdef CONFIG_KASAN_SW_TAGS >> +#if defined(CONFIG_KASAN_SW_TAGS) || defined(CONFIG_KASAN_HW_TAGS) >> #define TCR_KASAN_FLAGS TCR_TBI1 >> #else >> #define TCR_KASAN_FLAGS 0 > > I prefer to turn TBI1 on only if MTE is present. So on top of the v8 > user series, just do this in __cpu_setup. > Not sure I understand... Enabling TBI1 only if MTE is present would break KASAN_SW_TAGS which is based on TBI1 but not on MTE. -- Regards, Vincenzo