Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp597025pxa; Thu, 27 Aug 2020 10:22:42 -0700 (PDT) X-Google-Smtp-Source: ABdhPJztJAD4JtlGtabbt081KgPaXzSGvCkXynANfOmplc4qgfaHUNkxd3aBnlR40wjTGT7YFF6x X-Received: by 2002:a17:906:bb06:: with SMTP id jz6mr12783690ejb.275.1598548962498; Thu, 27 Aug 2020 10:22:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598548962; cv=none; d=google.com; s=arc-20160816; b=JV1tzzvS+XF/RpjYDshNKKTFRXCl8j7xQbPYaB5Ob264VwRXpyWxMDkn27utmwyZyH TmUjWNnx2OHkvMFbsckCZPkj/Iy9May3bv+vwdcbk8PL63GjNo0zegkMFCmObbGQfYjC oMP4SbI+Pxm89oTNUaC1UpFCltJxezelwbkHmUQD3gioTPmNKS3ssUW740e/srbzU++6 W4v+49RnO4CdMx1MMuM0Sa5T9vYu+YeymttV9fh57Jem4L5xgyqtBckYaocSjEUNIxGa ZzCyn935zPvg38Y3w/ozKVFNHKC+uCF27oF0pIY0wgifWQE4QStgrUNGb/ifN0GHj67U IyBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=/vhggzvZ0kFQ/ChDR13XwLaHqGIoDZ6h10CiZRfPH4k=; b=fiJr9fYE6T3Fr2m2CWxVt34PAiGTDMJ4wPnMzvu+tx8QrGsWu2H5rBCHI8OIaj8Ur3 v6olpz6abSSKzjsoCjsP5zYHRpMgfRzIvEJZVhuPTWgGcNn1wTt+KuFWfg2zU1Qgj32+ wSu17+y6hNaUYJe5/NzDyVPncm0vdTGXZP0mc7V5RZWNgb7dUhQO/Y7Pw1xYslIPaMhS OGhyKwi5sm4NnEbmED7Fg0Il8W0v7cPNaMoBKwxDWERAcGVpt47Mll8M6ltWvuYMitHk 4H4jTK3/1juhR0IqkdO/sgtDYqgAc1oZpl9Jw0kWlTeUEmm53eF+iOCvXjR3vWVjEeeY xt0Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="Lrv1/UsE"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c1si2021695edy.360.2020.08.27.10.22.19; Thu, 27 Aug 2020 10:22:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="Lrv1/UsE"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727992AbgH0RVh (ORCPT + 99 others); Thu, 27 Aug 2020 13:21:37 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:12449 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726804AbgH0RV0 (ORCPT ); Thu, 27 Aug 2020 13:21:26 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 27 Aug 2020 10:21:12 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 27 Aug 2020 10:21:26 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 27 Aug 2020 10:21:26 -0700 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 27 Aug 2020 17:21:25 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 27 Aug 2020 17:21:25 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.174.186]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 27 Aug 2020 10:21:24 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v7 3/7] dt-bindings: mmc: tegra: Add tmclk for Tegra210 and later Date: Thu, 27 Aug 2020 10:20:57 -0700 Message-ID: <1598548861-32373-4-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1598548861-32373-1-git-send-email-skomatineni@nvidia.com> References: <1598548861-32373-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1598548872; bh=/vhggzvZ0kFQ/ChDR13XwLaHqGIoDZ6h10CiZRfPH4k=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=Lrv1/UsEtGQ5tPtjn5U8r5gmmn5eQDMuCvrvNuu0pG4bpmrWvGQW7ZzKnXg/nKkzZ 1/GZGJA0Ik7Mj6Ipxr7EM3ZnXfRqiSWxUmc/YcQe9rOhBiZSzKRS7+2zYcHzqE7eYu zRIxgyPkfGg6zBbz9NucyYdtMeBTSbJtlPtneZZAZ4mPJksljLLt9X8kQilMdTzipi p8GkjKZZ4I1L7b6jFxVHzTias/1HnR16+wbaj1zFCqRx+nSe4hL1Ht3xdf9s0Uan+q 5N3Ef0eIq/m1HUDIKortVCkEfWmEaWFzwZzEhdP3Qf0yE5Zo17AYQRueI0vvGeJqV7 sZ4YNeGyW2cUw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit b5a84ecf025a ("mmc: tegra: Add Tegra210 support") Tegra210 and later uses separate SDMMC_LEGACY_TM clock for data timeout. So, this patch adds "tmclk" to Tegra sdhci clock property in the device tree binding. Fixes: b5a84ecf025a ("mmc: tegra: Add Tegra210 support") Cc: stable # 5.4 Reviewed-by: Jon Hunter Signed-off-by: Sowjanya Komatineni --- .../bindings/mmc/nvidia,tegra20-sdhci.txt | 32 ++++++++++++++++++++-- 1 file changed, 29 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt index 2cf3aff..96c0b14 100644 --- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt +++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt @@ -15,8 +15,15 @@ Required properties: - "nvidia,tegra210-sdhci": for Tegra210 - "nvidia,tegra186-sdhci": for Tegra186 - "nvidia,tegra194-sdhci": for Tegra194 -- clocks : Must contain one entry, for the module clock. - See ../clocks/clock-bindings.txt for details. +- clocks: For Tegra210, Tegra186 and Tegra194 must contain two entries. + One for the module clock and one for the timeout clock. + For all other Tegra devices, must contain a single entry for + the module clock. See ../clocks/clock-bindings.txt for details. +- clock-names: For Tegra210, Tegra186 and Tegra194 must contain the + strings 'sdhci' and 'tmclk' to represent the module and + the timeout clocks, respectively. + For all other Tegra devices must contain the string 'sdhci' + to represent the module clock. - resets : Must contain an entry for each entry in reset-names. See ../reset/reset.txt for details. - reset-names : Must include the following entries: @@ -99,7 +106,7 @@ Optional properties for Tegra210, Tegra186 and Tegra194: Example: sdhci@700b0000 { - compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; + compatible = "nvidia,tegra124-sdhci"; reg = <0x0 0x700b0000 0x0 0x200>; interrupts = ; clocks = <&tegra_car TEGRA210_CLK_SDMMC1>; @@ -115,3 +122,22 @@ sdhci@700b0000 { nvidia,pad-autocal-pull-down-offset-1v8 = <0x7b>; status = "disabled"; }; + +sdhci@700b0000 { + compatible = "nvidia,tegra210-sdhci"; + reg = <0x0 0x700b0000 0x0 0x200>; + interrupts = ; + clocks = <&tegra_car TEGRA210_CLK_SDMMC1>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; + resets = <&tegra_car 14>; + reset-names = "sdhci"; + pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; + pinctrl-0 = <&sdmmc1_3v3>; + pinctrl-1 = <&sdmmc1_1v8>; + nvidia,pad-autocal-pull-up-offset-3v3 = <0x00>; + nvidia,pad-autocal-pull-down-offset-3v3 = <0x7d>; + nvidia,pad-autocal-pull-up-offset-1v8 = <0x7b>; + nvidia,pad-autocal-pull-down-offset-1v8 = <0x7b>; + status = "disabled"; +}; -- 2.7.4