Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp597068pxa; Thu, 27 Aug 2020 10:22:48 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwa4/HRwUWJVdTZzM3II2/MpwxrjWgzZTtfyhRcGd45mVgQUpYRfOdXw30P9acQT+34EX8o X-Received: by 2002:a17:906:d143:: with SMTP id br3mr18448818ejb.213.1598548967927; Thu, 27 Aug 2020 10:22:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598548967; cv=none; d=google.com; s=arc-20160816; b=xPDZo88B9kIwzACb5Ge5WPao97W/UwbcjYCTR5dh6tQjoBqVAPY4nExYZRQgHNccRI d5y/w13m9d4/iIpQJDzaXVy/ZoF544UjWdb7Ct/PBoQFERKlWq8kHqwL7yO2uYR+Z0U3 +IrzQ3bGUUjL1o5rOlnGdalwHZ/crbjJm7PiYqhWsrelJuC4LpyvpIzyuKVVojP5mkdJ 3pv9LZ1nW2SrJZom9HBQ1dWWVhPfm53FCBufCu9oUzL9z9ntUgWkvtL+KumUEoTiQyhu VWptG9wS0CMrkfxv0oi4/UxSweh9Xs0xdlkSFiPFK8AlP3UO23ZgW4muorGD+bktTvit XWYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=4GhYufSucM1C4nPDlw6YKVKJdfsjgV4P7NbU6PXtfnc=; b=lhxJB5T9qhOgDYTXA/2B+Q8PsjStOzj1OrRBJMqUwU5PasykKuko53Vp9727fAC0oJ 9Tyf+1RXOFkIcHAhXhAXKhz82R8r/Yxmid9SF0caEf3MX8ShN6oo8rY761pRDt0gxyBp Fi6fGBmfZLD7y560fcIZolVWwARJUU1dq4XtFMwg+a88Now9ydLEsYbWWgRG7Z12xflM X3DHo0r8i9exECfTCkUmqEYF3fuIW1/q1Ov3bWR2RBYtrpTrdl249z46Sd8REO/PGIB+ aCVS4JUago2qq2xQI9mmk9n4+yURcvY4CXteAe+aQnxJcwuRaqvEb7P+Q8IH0SIYTQWf FJOQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=UOLUZOQM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s25si1895236edq.569.2020.08.27.10.22.24; Thu, 27 Aug 2020 10:22:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=UOLUZOQM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728008AbgH0RVj (ORCPT + 99 others); Thu, 27 Aug 2020 13:21:39 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:1036 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727882AbgH0RV1 (ORCPT ); Thu, 27 Aug 2020 13:21:27 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 27 Aug 2020 10:20:44 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 27 Aug 2020 10:21:27 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 27 Aug 2020 10:21:27 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 27 Aug 2020 17:21:25 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 27 Aug 2020 17:21:25 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.174.186]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 27 Aug 2020 10:21:25 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v7 4/7] arm64: tegra: Add missing timeout clock to Tegra210 SDMMC Date: Thu, 27 Aug 2020 10:20:58 -0700 Message-ID: <1598548861-32373-5-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1598548861-32373-1-git-send-email-skomatineni@nvidia.com> References: <1598548861-32373-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1598548844; bh=4GhYufSucM1C4nPDlw6YKVKJdfsjgV4P7NbU6PXtfnc=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=UOLUZOQMbeD4TFdVtOjFNzItI7z20NHjdcOO6k+exRikDETBcUJqwtkKNHtzPj94i hfMwydUaqjm7OcMC0atXSv0hqaF0HrzIEg9zjuMuCoRH5an8/OQTMpo5Kp2n4imd5G o0FVsIekFkSX7A+ahIWGICgQadOQ9mm2kDsI9MHlrb1z3Li75yC4WNq5CNGYv1Sz4q w6m231f8YHsaeFNaKZ3vg3OmGMsDVWjF473heBEhdqe2HnnOvzcT0gjL3EcYhOkZ2b BNEj4oWuv8+YeflsK58P9TpvZanq9QwieJKK33BVoULgARD6v2uML9h+sBik/NOkAF LNUzHHehfeEng== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support") Tegra210 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra SDMMC advertises 12Mhz as timeout clock frequency in host capability register. So, this clock should be kept enabled by SDMMC driver. Fixes: 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support") Cc: stable # 5.4 Tested-by: Jon Hunter Reviewed-by: Jon Hunter Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 829f786..8cca216 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1194,8 +1194,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0000 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC1>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 14>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3", "sdmmc-1v8", @@ -1222,8 +1223,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0200 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC2>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC2>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 9>; reset-names = "sdhci"; pinctrl-names = "sdmmc-1v8-drv"; @@ -1239,8 +1241,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0400 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC3>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 69>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3", "sdmmc-1v8", @@ -1262,8 +1265,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0600 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 15>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3-drv", "sdmmc-1v8-drv"; -- 2.7.4