Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp597725pxa;
        Thu, 27 Aug 2020 10:23:49 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJyL3z1kvnwZhivXlKmUabhOnaiEujMxKOCIU3JYa2shG6Ol9pcBtC4JrATPRthu2c2MldAW
X-Received: by 2002:a17:906:2b97:: with SMTP id m23mr17110831ejg.61.1598549029164;
        Thu, 27 Aug 2020 10:23:49 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1598549029; cv=none;
        d=google.com; s=arc-20160816;
        b=irXFNjoYKPIJuUpZJo5pWG5xB8dz6Ca7ZnFGoKOXXKVWzR0Ora+b2QZcHul1hV3gYv
         UaENXTM4wJdHLtwj31WPKxEOg5Vl30tuYfCTonSZHPfp+QsOiVTfUDROAZXXPygsMjn7
         IM3TJdMZFLVVauEjeGivfTGckKmV43GV3DrT5nramhmijHCyhPUQjdUNNtijVh7gkYEA
         FYP9AH+KHoVKOguHGv9E3iecpLmYY7IOanUS8WgTmZyk4xaR1eQLAvw/vpOu1S6bCJc1
         hRjk3H64M3DecaSo+h67VxrQz6LelPt6GLe1RrrVSFwi9UfSViKRdLgW+LLBDSbB/pRq
         5lig==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=mAvMY8UFkvIoiC2Q/WfFkGUp3FgHP5BU81gQ8cOzMZI=;
        b=JcnR/Rvq2hFjNPQcQubmPSPKmNDs5ACHRsQQt0jKoTbznjul5zhEx/OR2Bz4p5JMwB
         zNTiO5p7NopDDoHRRTyXSbui2zVSGKHEqMo3PsLtKk9r3K9PuOg0BCdzMnFJM4NT5f4a
         B71iSpz1nPwoq6GTLSeVyylUSY6dTmd0uiErSVuq+r44ZkD4CEWqi0iPhq68jMdsuO+b
         ZjNVwzKBVph+ajthiBk/b8p/vO95+6jTWG17FJo+45KX2Dp3gujZGWoAkibDKcQIHUcy
         ssBHLI56Fcd89VfluAM3jYLvDMIvazm+S6sNCu/ZMi96uw790Wh4W8NJTn3F7Nwg4pO3
         wCjQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=OkpC5MlF;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id bo22si361085edb.187.2020.08.27.10.23.26;
        Thu, 27 Aug 2020 10:23:49 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=OkpC5MlF;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728043AbgH0RWE (ORCPT <rfc822;daisukeokaopensource@gmail.com>
        + 99 others); Thu, 27 Aug 2020 13:22:04 -0400
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:12472 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727927AbgH0RVb (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 27 Aug 2020 13:21:31 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5f47eb8d0003>; Thu, 27 Aug 2020 10:21:17 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Thu, 27 Aug 2020 10:21:31 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Thu, 27 Aug 2020 10:21:31 -0700
Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 27 Aug
 2020 17:21:26 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Thu, 27 Aug 2020 17:21:26 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.174.186]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5f47eb960000>; Thu, 27 Aug 2020 10:21:26 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <adrian.hunter@intel.com>, <ulf.hansson@linaro.org>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <robh+dt@kernel.org>
CC:     <skomatineni@nvidia.com>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <stable@vger.kernel.org>
Subject: [PATCH v7 6/7] arm64: tegra: Add missing timeout clock to Tegra194 SDMMC nodes
Date:   Thu, 27 Aug 2020 10:21:00 -0700
Message-ID: <1598548861-32373-7-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1598548861-32373-1-git-send-email-skomatineni@nvidia.com>
References: <1598548861-32373-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1598548877; bh=mAvMY8UFkvIoiC2Q/WfFkGUp3FgHP5BU81gQ8cOzMZI=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=OkpC5MlFyaJiv1gUrDjTidCpDmXNcCo/Joabsx3ripeqzmgr0YEZmHhb96uO1z9W/
         8L2gqhsN9JexIo6OMvZ8D6juZEQt2Oo7z+JOIE/5q0Y87ZNj8k8mi/Wy9gWPtGK+c1
         vtqJjsPiyHZH0zNBf1TVhv0L77xy3rstYWVotFlJ51IKacMAjuLxHTj+BSLS3lpwMU
         VYZIpo/1uerjNrqFCQfGJEqLYVwe7H4rASHyMNuZdQoyGv2+uzNbazmlFP0J3WNGLO
         hCwxW4p9LWnFeiywvT1LMEItMmBgFaB8L0XE7Sg/ZFX1SNOrkApk/1nU1aPQEd59aZ
         XYI67MVTMYWVw==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

commit 5425fb15d8ee ("arm64: tegra: Add Tegra194 chip device tree")

Tegra194 uses separate SDMMC_LEGACY_TM clock for data timeout and
this clock is not enabled currently which is not recommended.

Tegra194 SDMMC advertises 12Mhz as timeout clock frequency in host
capability register.

So, this clock should be kept enabled by SDMMC driver.

Fixes: 5425fb15d8ee ("arm64: tegra: Add Tegra194 chip device tree")
Cc: stable <stable@vger.kernel.org> # 5.4
Tested-by: Jon Hunter <jonathanh@nvidia.com>
Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 15 +++++++++------
 1 file changed, 9 insertions(+), 6 deletions(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index 48160f4..ca5cb6a 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -460,8 +460,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03400000 0x10000>;
 			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC1>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC1>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			resets = <&bpmp TEGRA194_RESET_SDMMC1>;
 			reset-names = "sdhci";
 			interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRA &emc>,
@@ -485,8 +486,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03440000 0x10000>;
 			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC3>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC3>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			resets = <&bpmp TEGRA194_RESET_SDMMC3>;
 			reset-names = "sdhci";
 			interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCR &emc>,
@@ -511,8 +513,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03460000 0x10000>;
 			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC4>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC4>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			assigned-clocks = <&bpmp TEGRA194_CLK_SDMMC4>,
 					  <&bpmp TEGRA194_CLK_PLLC4>;
 			assigned-clock-parents =
-- 
2.7.4