Received: by 2002:a05:6a10:6006:0:0:0:0 with SMTP id w6csp598562pxa; Thu, 27 Aug 2020 10:25:12 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzM9APP1KHBDKvmbWF3HvexWyIjk69sTrTNhZ9v2o1zg+6NAKZF3CE2CobSudOMcG7cGarC X-Received: by 2002:a50:f747:: with SMTP id j7mr15072009edn.270.1598549112032; Thu, 27 Aug 2020 10:25:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598549112; cv=none; d=google.com; s=arc-20160816; b=shCRo2S8Ak5HWi7wuEmR8xuV9W0P+yx5ZhMj8KAk4lRvn0y9Z37931V8cJLqkqqhib z80nImMvx+IZf4/ruBV5BY5hkCcrCfGE6Qhp2SmdBBuTC4J60ZDZWOz0DQbApWH83L0g EOoJLNeUp1o/brXCfog/p8EpQOz7CXASe8KotAP7QUgwLGfYIvoHYq3QPcMg5QY894Nr NtBgOf2cYxSStCokLUwklV79Sls+m/DsQTFHr/ow/UJS3cpDhAYiGl87vF31vbRPnAx8 Fiv+xhVVIw+WqvCL+d0y45/iR5hKyXFG90jyTeHmTzZN8TzFgu6nNIt25lAfSvBEeH+G WLdA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=uYGyWVuTrlRb0bsFIFzlygN7ungf01Az+VJ6uCd1/Pc=; b=Vi46X5u4uqgqwzUO1VThzfNCSrI3fjvBjXkx8itH1xI4AdQaagBMnojRwzTgw/V/h8 WwAe57NA9W1QXzhh10KRSkWAeDRRTR36IJaUKfETlquXlU6RgjqpJ3aulRK77PDCQnCy wufkb8aHvS22+PP9AuEA7yZr13J0kpiCH69nG0dZ7073n+LS+x47Dg4bV4hkgQv36bqd 8fzyI30c6k80xhOw5hyoNH8bv4S++YFLmawhHtC+IrxtLkUx7kw3viwMimB8KaOPwC5m Jz41J/fsPrk0yRo1EDQMb/MeYz3zC8AeKd4MUbXysEt1ocY+MUbHlm8HqPkzpdey7gDT DLGg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=k06ZUpJG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dm12si2240483ejc.675.2020.08.27.10.24.49; Thu, 27 Aug 2020 10:25:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=k06ZUpJG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728029AbgH0RVx (ORCPT + 99 others); Thu, 27 Aug 2020 13:21:53 -0400 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:3059 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727926AbgH0RVc (ORCPT ); Thu, 27 Aug 2020 13:21:32 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 27 Aug 2020 10:19:29 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Thu, 27 Aug 2020 10:21:31 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Thu, 27 Aug 2020 10:21:31 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 27 Aug 2020 17:21:26 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 27 Aug 2020 17:21:26 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.174.186]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 27 Aug 2020 10:21:25 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v7 5/7] arm64: tegra: Add missing timeout clock to Tegra186 SDMMC nodes Date: Thu, 27 Aug 2020 10:20:59 -0700 Message-ID: <1598548861-32373-6-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1598548861-32373-1-git-send-email-skomatineni@nvidia.com> References: <1598548861-32373-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1598548769; bh=uYGyWVuTrlRb0bsFIFzlygN7ungf01Az+VJ6uCd1/Pc=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=k06ZUpJG5lkdietD/bdHaGBjD/qwMO2H3gEL+APDRChJsOooPgwgubaELVARhJ/xJ qT8KIidCzh0JxyvUhMse2Ze6S/CFIePLO+yg02mHPoHYZa7CDutjgg3j9SI5uGBDQr eI7atcE0YlOwHUtu4cc/wYUvoKlt9E6WhfjqbVzr+lQ27y1w8iJ8fgUeHyaSnP+Y9O 1L6c+DA0dg4EuyOk0v6LJUMFFNCiDGlePvxRjAlznyu7b20AMzqTy6hT+98M2QPA2c 1Qrwiwai5VpENhNzOZmSbV8L409ZIEQX5jDRicBFfxKyyIIshfPu9QQR7ZpiXg4ZXb b015XhNdPpH3A== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 39cb62cb8973 ("arm64: tegra: Add Tegra186 support") Tegra186 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra186 SDMMC advertises 12Mhz as timeout clock frequency in host capability register and uses it by default. So, this clock should be kept enabled by the SDMMC driver. Fixes: 39cb62cb8973 ("arm64: tegra: Add Tegra186 support") Cc: stable # 5.4 Tested-by: Jon Hunter Reviewed-by: Jon Hunter Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index 34d249d..8eb61dd 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -337,8 +337,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03400000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC1>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC1>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRA &emc>, @@ -366,8 +367,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03420000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC2>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC2>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC2>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRAA &emc>, @@ -390,8 +392,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03440000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC3>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC3>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCR &emc>, @@ -416,8 +419,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03460000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC4>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC4>, <&bpmp TEGRA186_CLK_PLLC4_VCO>; assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLC4_VCO>; -- 2.7.4