Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp1037646pxk; Mon, 31 Aug 2020 08:11:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyiInIX12KHfgCfS883SWLKRBIICD3xOeQR3SdLcPXv2JWfs5KSJrKs/S7LfvPnOlqv/o9q X-Received: by 2002:aa7:c7c1:: with SMTP id o1mr1724704eds.368.1598886670702; Mon, 31 Aug 2020 08:11:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1598886670; cv=none; d=google.com; s=arc-20160816; b=inDCflliwB31Is04KAm+ZeEaSymjQMPH8meW0KgPRKOpS5kgNQMc3lqaCihmaA3ehf hDWNJnomKhFapgmmdIa3jaoBn0MntU9hht+DRsLQ4kvRlPXYu0i4osO4JD3b3sUj8e8l peWDY2kTyPiykQz1adTadZasTdOz+znC9U9cFB1gH4WCddNczbIqtbtDo0yzznamC7wP l2KHMAp2ualdGvtVu8IyBNubJ3Wav5WtL/kJ3finZbI71L0YfRHOKNOf7IX7QfYCHhdW KyQ/7qGt4cVn+UF2JCW7nexpUj985vbVzmr4O2v6MiWSPh4/roQUxcq1e3O/3wKtUQRy kLVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=OeI3oOvyXGmjRXrJ2/23kc1f3N5gpfpPHKulP6ArB4Mhbi2fNndx8JZAV7Pl2i2QcG HHIKMRyOBQ3XwVqdcngyG1wyuJJuprti0m/jxxjVFTjwNE+KbuCJ4TN2GX3u3Y3j2BOU zjLEkItqgWsM+mWhrwsamp0EzK80ibZKaLrEk9sQmXn1FzTrsS1LVywP8krpHbkUFZ8i SQWsRp9F3/tn8l6mBcuGdCPvIc3TtDgtxLmBDpZ1Mv4rnS3EpgjwI0aJUjAsdmjEw2zb e7y9kP4znZ1MS2jygkV+eMFePTATigr6ZDTKKb36OuKqxnzfW0gqp8dPFGH7V3hL1US/ IUKw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=oxU1FAWk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l9si5548288ejf.462.2020.08.31.08.10.46; Mon, 31 Aug 2020 08:11:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=oxU1FAWk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728251AbgHaPKA (ORCPT + 99 others); Mon, 31 Aug 2020 11:10:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52022 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728152AbgHaPJr (ORCPT ); Mon, 31 Aug 2020 11:09:47 -0400 Received: from mail-lf1-x143.google.com (mail-lf1-x143.google.com [IPv6:2a00:1450:4864:20::143]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DE5DFC061755 for ; Mon, 31 Aug 2020 08:09:46 -0700 (PDT) Received: by mail-lf1-x143.google.com with SMTP id y11so1414963lfl.5 for ; Mon, 31 Aug 2020 08:09:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=oxU1FAWkMAdlZNofP3Lz0EkAx+ley9wg9Sx9jjQQ4URQ+XnKMUyalJ9n4R1ITqQNY8 zH8oWA2z44OCkJtwldUGo4AF8wC9aAadul21JlM4bgVWsrGzqhRlrf1ptBhtWXZMi3Eq OFV+dHajvGnbRLrgAX3DLD77kxYX2E1teXA/WpMbtfFS9VMBn312R9eiGCCaboCjr+ki e2UzaAk6tROAdQputt3xy4WQoiqqRDRav6pQ4Q2VNX3bBRAHPZZwelsgKvatj+VpX9+C kalDx6pnXBODp/P56GV5O9gwDFxXzsIKUrwNlzMqErWq4pHLuhHitVorXFJpCepq3c0f sqcg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=m+ousw4fXr79+y3y64jWSrgKPSzonc7IxBJ1mGORPXc=; b=NmowKut3WmRoJ7JfbeMwuG4N3Z7gWWsQzgGvzrMopuM8+Hm3JfjjcNEeYsLEBHj69L ihwWzz9jMJd4xY/mV/U5FukGjMuT0Vc8SjCzusOW8klMZQ5J/dVeTJ2Ooy1TwVIX2+Hb 4lMpxQr7c1JTTJr1+MUKwJMaYIoSBbu6igp4b09dqRsFmjiWuEiUuMYeVsflipLxJINP ib1toOAPMDVQtSWqp9tjKbPxJJHIxorJvS3e/m5g2T+Xe1NuS3KHkQarHq5Wvxdu8NjW 9QjwqaGpChPFNXHuj8JTgXOuvJyo3N5F9TdXLQ41ya8lDJXtXOEqPzq5OCxe3u6JMWmJ LcQA== X-Gm-Message-State: AOAM53382/pgo5MZHjE3uHx6M+2NFEwEmni2+cea0IIydfNP4wFEmjRg Zxbj5IaGuQCeS4WdcQ477X1jIg== X-Received: by 2002:ac2:42c2:: with SMTP id n2mr894835lfl.117.1598886584936; Mon, 31 Aug 2020 08:09:44 -0700 (PDT) Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id w6sm2034388lfn.73.2020.08.31.08.09.42 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Mon, 31 Aug 2020 08:09:43 -0700 (PDT) From: Grzegorz Jaszczyk To: tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org, s-anna@ti.com Cc: grzegorz.jaszczyk@linaro.org, robh+dt@kernel.org, lee.jones@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, david@lechnology.com, praneeth@ti.com Subject: [RESEND PATCH v5 0/5] Add TI PRUSS Local Interrupt Controller IRQChip driver Date: Mon, 31 Aug 2020 17:09:13 +0200 Message-Id: <1598886558-16546-1-git-send-email-grzegorz.jaszczyk@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi All, The following is a v4 version of the series [1-4] that adds an IRQChip driver for the local interrupt controller present within a Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) present on a number of TI SoCs including OMAP architecture based AM335x, AM437x, AM57xx SoCs, Keystone 2 architecture based 66AK2G SoCs, Davinci architecture based OMAP-L138/DA850 SoCs and the latest K3 architecture based AM65x and J721E SoCs. Please see the v1 cover-letter [1] for details about the features of this interrupt controller. More details can be found in any of the supported SoC TRMs. Eg: Chapter 30.1.6 of AM5728 TRM [5] Please see the individual patches for exact changes in each patch, following are the main changes from v4: - Update dt-binding description (no functional changes). - Use more meaningful define/variable names, drop redundant error messages, fix error handling in case of irq == 0 (patch #2). [1] https://patchwork.kernel.org/cover/11034561/ [2] https://patchwork.kernel.org/cover/11069749/ [3] https://patchwork.kernel.org/cover/11639055/ [4] https://patchwork.kernel.org/cover/11688727/ [5] http://www.ti.com/lit/pdf/spruhz6 Best regards Grzegorz David Lechner (1): irqchip/irq-pruss-intc: Implement irq_{get,set}_irqchip_state ops Grzegorz Jaszczyk (1): irqchip/irq-pruss-intc: Add a PRUSS irqchip driver for PRUSS interrupts Suman Anna (3): dt-bindings: irqchip: Add PRU-ICSS interrupt controller bindings irqchip/irq-pruss-intc: Add logic for handling reserved interrupts irqchip/irq-pruss-intc: Add support for ICSSG INTC on K3 SoCs .../interrupt-controller/ti,pruss-intc.yaml | 158 +++++ drivers/irqchip/Kconfig | 10 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-pruss-intc.c | 658 +++++++++++++++++++++ 4 files changed, 827 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,pruss-intc.yaml create mode 100644 drivers/irqchip/irq-pruss-intc.c -- 2.7.4