Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp1011904pxk; Thu, 3 Sep 2020 20:12:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyffbupuTXNsISCsXmrlBThHBpA+cOHrEJBb/Hl043wQMWFwn/2iZ7uBStIZPWme8KHoWNY X-Received: by 2002:a05:6402:1b0f:: with SMTP id by15mr6173562edb.289.1599189123441; Thu, 03 Sep 2020 20:12:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1599189123; cv=none; d=google.com; s=arc-20160816; b=tch8RMv6Na24ltGcqrqiY9VdwgGGyruwTJs6E5d4jJR15WOksqdYPzRPC4ySxbjAhU 7JE7SWoynGjsBBiC8nT+cjG7jdwuzbLxw8IpxVIz4qz9GXD99DsIpRvzinB2EhkE4pFo kW6+Dtu1fCRVCcSyrnTkBXS62kdE+/juZcc7AWg8QueeEevxnfl7iWQoGVHcdUp2Hx8N y6Ta0MQZdpKU/9DVRA2kXrfRbrwigNxv5GC3NxguNaCcnjeOSkOrAyh5AJCXTPno5Vwq YHyeG5Y+mIj6MjNTokCWVrD2cDCBTz+8sK4XonyATz8a+CmrJR0c9/KjT3jaUyJAcBQk SisQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+t3CtOzEXzKd9ngzhAxPof+bLlKadgwcq/2TMWIhXg0=; b=zMvDaiULgocJ2nu3c5HwCbfNH327gVYwuthhlowVd3u0Cp4jEosNbRgpkGhMNxiMWC efcLkugAVwsJnB3ASNzDnxQFvB+PCG2MXBogobBYCD9XmHHIrC/Ff6lbTntS8dqYC83T ng+8jBX759Z5sfskVuNwB8svW/rymkdqRi0wZC5it3H4cgBTCp9JNUviy+s0vKPUHLp4 2HYs/R+33pY7BJL7lX5zvtTwQ+pH4qpCNyCPMsnc6DWWivFecQgjLqKIMhTn2R/Flws1 r6uYYPHoe0Brl50O78Fg92YxigmBd7B886GY7F6rGJtJH4hqINdu+fzss9jn1yCk/NOo HxGA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marek-ca.20150623.gappssmtp.com header.s=20150623 header.b=y2PD7w3Y; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w13si2956786ede.238.2020.09.03.20.11.40; Thu, 03 Sep 2020 20:12:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marek-ca.20150623.gappssmtp.com header.s=20150623 header.b=y2PD7w3Y; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729714AbgIDDLF (ORCPT + 99 others); Thu, 3 Sep 2020 23:11:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40482 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729628AbgIDDKx (ORCPT ); Thu, 3 Sep 2020 23:10:53 -0400 Received: from mail-qt1-x834.google.com (mail-qt1-x834.google.com [IPv6:2607:f8b0:4864:20::834]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5EFB6C06124F for ; Thu, 3 Sep 2020 20:10:51 -0700 (PDT) Received: by mail-qt1-x834.google.com with SMTP id g3so3642670qtq.10 for ; Thu, 03 Sep 2020 20:10:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marek-ca.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=+t3CtOzEXzKd9ngzhAxPof+bLlKadgwcq/2TMWIhXg0=; b=y2PD7w3Y9/Ir1BwTOm6sag5wZO7oOaD91rvugSw8Ndz2qRmexWpPHCxtwPNYL48TxO /ojpVW8U1cfg3Of4SFU+GB9nZtG7d+LuddpLTXVTsYHnNayHAdQf7DI+mEG6kyfdposc nGHMdPPuSTLQKqCcAXOR/ZoJ3EvyzWhj9oyNyTgQXXFLcMfTScISFcwnUj4lr4weyoO9 Gt9p+0vraZO42MTUo31Krh7WmPfdwhh9jMIRc3AZkS8oXdUjpgHEGkU/O4eo+esXGP/i Q1YW3IHSgX6gIIb78HHikoRsbCTS0Y6SZVuCtQMisQH5QIYRdrwaK4PET3rWaGPiHluR hyqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+t3CtOzEXzKd9ngzhAxPof+bLlKadgwcq/2TMWIhXg0=; b=ZR6R95gc2mXvCzR94W0imtPe21FRk/yMyNisZLk7aHogXTEZd4hPEyBlICw8Kkc/Mm x33OGoFkWFvMYqAXSH7D2U6aVNbhttL/HSE8g8B2bUb7SV0eBXl7QDBJvMw/e2JhY0R4 FsoghtLivAJuybNIJMzTwemTKPFJe/7EHNUJKveKXaGSs1sE9vCoK07Z4Ctq8W4lVdZI R+C+2q6NxT9ryY+nqIk+jqImh4vNBSfPA28E81YZ1Po5DYMHmAu2LxwaYsNUeRk+Bg5B 7R4wmC9EsR7DZfp2LGxND64Cr3m49yMlph0zLVuOgnFHwt5m096BmjLKY40aTMBbXffJ i6lA== X-Gm-Message-State: AOAM5337Jr1vr8/dhMrLYeRnN2FzEpw1IGnTGcOmuBebe59EMf7JP9L3 OWPGPk4ZSeyLuPhBwo5YPjJM2w== X-Received: by 2002:ac8:24f1:: with SMTP id t46mr6594264qtt.93.1599189050469; Thu, 03 Sep 2020 20:10:50 -0700 (PDT) Received: from localhost.localdomain ([147.253.86.153]) by smtp.gmail.com with ESMTPSA id x59sm3481063qte.14.2020.09.03.20.10.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 03 Sep 2020 20:10:50 -0700 (PDT) From: Jonathan Marek To: linux-arm-msm@vger.kernel.org Cc: Andy Gross , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Taniya Das , linux-clk@vger.kernel.org (open list:COMMON CLK FRAMEWORK), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v2 1/5] dt-bindings: clock: combine qcom,sdm845-videocc and qcom,sc7180-videocc Date: Thu, 3 Sep 2020 23:09:50 -0400 Message-Id: <20200904030958.13325-2-jonathan@marek.ca> X-Mailer: git-send-email 2.26.1 In-Reply-To: <20200904030958.13325-1-jonathan@marek.ca> References: <20200904030958.13325-1-jonathan@marek.ca> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These two bindings are almost identical, so combine them into one. This will make it easier to add the sm8150 and sm8250 videocc bindings. Signed-off-by: Jonathan Marek --- .../bindings/clock/qcom,sc7180-videocc.yaml | 65 ------------------- ...,sdm845-videocc.yaml => qcom,videocc.yaml} | 14 ++-- 2 files changed, 9 insertions(+), 70 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/qcom,sc7180-videocc.yaml rename Documentation/devicetree/bindings/clock/{qcom,sdm845-videocc.yaml => qcom,videocc.yaml} (76%) diff --git a/Documentation/devicetree/bindings/clock/qcom,sc7180-videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,sc7180-videocc.yaml deleted file mode 100644 index 2feea2b91aa9..000000000000 --- a/Documentation/devicetree/bindings/clock/qcom,sc7180-videocc.yaml +++ /dev/null @@ -1,65 +0,0 @@ -# SPDX-License-Identifier: GPL-2.0-only -%YAML 1.2 ---- -$id: http://devicetree.org/schemas/clock/qcom,sc7180-videocc.yaml# -$schema: http://devicetree.org/meta-schemas/core.yaml# - -title: Qualcomm Video Clock & Reset Controller Binding for SC7180 - -maintainers: - - Taniya Das - -description: | - Qualcomm video clock control module which supports the clocks, resets and - power domains on SC7180. - - See also dt-bindings/clock/qcom,videocc-sc7180.h. - -properties: - compatible: - const: qcom,sc7180-videocc - - clocks: - items: - - description: Board XO source - - clock-names: - items: - - const: bi_tcxo - - '#clock-cells': - const: 1 - - '#reset-cells': - const: 1 - - '#power-domain-cells': - const: 1 - - reg: - maxItems: 1 - -required: - - compatible - - reg - - clocks - - clock-names - - '#clock-cells' - - '#reset-cells' - - '#power-domain-cells' - -additionalProperties: false - -examples: - - | - #include - clock-controller@ab00000 { - compatible = "qcom,sc7180-videocc"; - reg = <0x0ab00000 0x10000>; - clocks = <&rpmhcc RPMH_CXO_CLK>; - clock-names = "bi_tcxo"; - #clock-cells = <1>; - #reset-cells = <1>; - #power-domain-cells = <1>; - }; -... diff --git a/Documentation/devicetree/bindings/clock/qcom,sdm845-videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,videocc.yaml similarity index 76% rename from Documentation/devicetree/bindings/clock/qcom,sdm845-videocc.yaml rename to Documentation/devicetree/bindings/clock/qcom,videocc.yaml index f7a0cf53d5f0..17666425476f 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sdm845-videocc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,videocc.yaml @@ -1,23 +1,27 @@ # SPDX-License-Identifier: GPL-2.0-only %YAML 1.2 --- -$id: http://devicetree.org/schemas/clock/qcom,sdm845-videocc.yaml# +$id: http://devicetree.org/schemas/clock/qcom,videocc.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# -title: Qualcomm Video Clock & Reset Controller Binding for SDM845 +title: Qualcomm Video Clock & Reset Controller Binding maintainers: - Taniya Das description: | Qualcomm video clock control module which supports the clocks, resets and - power domains on SDM845. + power domains on SDM845/SC7180. - See also dt-bindings/clock/qcom,videocc-sdm845.h. + See also: + dt-bindings/clock/qcom,videocc-sdm845.h + dt-bindings/clock/qcom,videocc-sc7180.h properties: compatible: - const: qcom,sdm845-videocc + enum: + - qcom,sdm845-videocc + - qcom,sc7180-videocc clocks: items: -- 2.26.1