Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
To:     Geert Uytterhoeven <geert+renesas@glider.be>,
        Marek Vasut <marek.vasut+renesas@gmail.com>,
        Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>,
        Bjorn Helgaas <bhelgaas@google.com>,
        Rob Herring <robh+dt@kernel.org>,
        Magnus Damm <magnus.damm@gmail.com>,
        Kishon Vijay Abraham I <kishon@ti.com>,
        Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
        Arnd Bergmann <arnd@arndb.de>,
        Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        linux-pci@vger.kernel.org, devicetree@vger.kernel.org
Cc:     linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org,
        Biju Das <biju.das.jz@bp.renesas.com>,
        Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>,
        Prabhakar <prabhakar.csengg@gmail.com>
Subject: [PATCH 0/3] Add PCIe EP to RZ/G2H
Date:   Fri,  4 Sep 2020 11:38:48 +0100
Message-Id: <20200904103851.3946-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

Hi All,

This patch series adds PCIe EP support to R8A774E1 SoC.

patch 2/3 applies on top of [1] and patch 3/3 is dependent
on series [2].

[1] https://git.kernel.org/pub/scm/linux/kernel/git/geert/
    renesas-devel.git/log/?h=renesas-arm-dt-for-v5.10
[2] https://patchwork.kernel.org/project/linux-pci/list/
    ?series=332849&submitter=&state=&q=&archive=&delegate=

Cheers,
Prabhakar


Lad Prabhakar (3):
  dt-bindings: pci: rcar-pci-ep: Document r8a774e1
  arm64: dts: renesas: r8a774e1: Add PCIe EP nodes
  misc: pci_endpoint_test: Add Device ID for RZ/G2H PCIe controller

 .../devicetree/bindings/pci/rcar-pci-ep.yaml  |  1 +
 arch/arm64/boot/dts/renesas/r8a774e1.dtsi     | 38 +++++++++++++++++++
 drivers/misc/pci_endpoint_test.c              |  2 +
 3 files changed, 41 insertions(+)

-- 
2.17.1