Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp3171063pxk; Mon, 7 Sep 2020 05:25:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwmpCW8oVz/mSGuBrEr+pOIU1Rx02fWxeNtHdcf125+w2+P6pqE/GjVNQ4EEav/7L1onQEn X-Received: by 2002:a17:906:b43:: with SMTP id v3mr8995259ejg.383.1599481546877; Mon, 07 Sep 2020 05:25:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1599481546; cv=none; d=google.com; s=arc-20160816; b=cs5Yp4mfUUZcUMfMRh58A2geX71saR1s7WjNV399IcOGcSP/AAvZzSz7nKmqhKTQjX 3LSVBUAZql4stuxV6++8zYD+7hKOfzBp5KV7VO3Q+m/lTQLMMr0EC86+TGZr9g5DgJgb K4y24K/KD97KhS0QSJV4pEgQPT4fquOz7wPgwvk+W/4ZnCFPNKM/aKKyWGAJZ+HhF0Ew QSm3Ow+J7Syo3tiKERhK8/f/tTpoSJ83aFnuFDc4NGvW3yxuvs8Rvbbgli4AUZJVbhKO LzIaiLzx/WqZqv2K7TK6cnQ/3KMRq9WpzdqrjVToTHb0iLPI2dThR2L+S8zvL/SxnRur pVIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=zjXopK0Ksj0EB1QE8glLrN2tNbtProKblM/judso2BU=; b=QnLqaN0hJCA+qke+UEMuBdTAXh5e+3w0A3rQp9IdlJbUgVOU28AC2NTjRkhGugj7// KJf7duL/i+CxGxEOycB3SX/S5ExvVniWsAsx6Za5y71WQ/X2hW1Uv3L0d8Xa7TbDQlSM vi6AYV0u1BVbsoDpPW/MpOdFkHTyZ3t/IQBPl9A/9RDkWgrzs9+ai76D8zWJG6phMhAm FzMLM7yc6mBq4WPwYPiu/V2+977dzH+oPVkCAqhtDwZPNm4fSz9RUsRDpoEsQkE7XCGH bb1BkXbl9pswcVZl/2CfjfbqKDDDwXAbyCkzQmYtTfxdWSXjHYPofMg27Q5In8U9vNue oTUQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y16si10741154edq.199.2020.09.07.05.25.25; Mon, 07 Sep 2020 05:25:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729238AbgIGMXL (ORCPT + 99 others); Mon, 7 Sep 2020 08:23:11 -0400 Received: from foss.arm.com ([217.140.110.172]:34336 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729304AbgIGMSo (ORCPT ); Mon, 7 Sep 2020 08:18:44 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id E9F7912FC; Mon, 7 Sep 2020 05:18:39 -0700 (PDT) Received: from donnerap.arm.com (donnerap.cambridge.arm.com [10.1.195.35]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id CFDE23F66E; Mon, 7 Sep 2020 05:18:38 -0700 (PDT) From: Andre Przywara To: soc@kernel.org Cc: Rob Herring , devicetree@vger.kernel.org, Wei Xu , Chanho Min , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 1/6] ARM: dts: hisilicon: Fix SP804 users Date: Mon, 7 Sep 2020 13:18:26 +0100 Message-Id: <20200907121831.242281-2-andre.przywara@arm.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200907121831.242281-1-andre.przywara@arm.com> References: <20200907121831.242281-1-andre.przywara@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The SP804 binding only specifies one or three clocks, but does not allow just two clocks. The HiSi 3620 .dtsi specified two clocks for the two timers, plus gave one "apb_pclk" clock-name to appease the primecell bus driver. Extend the clocks by duplicating the first clock to the end of the clock list, and add two dummy clock-names to make the primecell driver happy. I don't know what the real APB clock for the IP is, but with the current DT the first timer clock was used for that, so this change keeps the current status. Signed-off-by: Andre Przywara --- arch/arm/boot/dts/hi3620.dtsi | 30 ++++++++++++++++++++---------- arch/arm/boot/dts/hip04.dtsi | 4 ++-- 2 files changed, 22 insertions(+), 12 deletions(-) diff --git a/arch/arm/boot/dts/hi3620.dtsi b/arch/arm/boot/dts/hi3620.dtsi index f0af1bf2b4d8..355175b25fd6 100644 --- a/arch/arm/boot/dts/hi3620.dtsi +++ b/arch/arm/boot/dts/hi3620.dtsi @@ -111,8 +111,10 @@ reg = <0x800000 0x1000>; /* timer00 & timer01 */ interrupts = <0 0 4>, <0 1 4>; - clocks = <&clock HI3620_TIMER0_MUX>, <&clock HI3620_TIMER1_MUX>; - clock-names = "apb_pclk"; + clocks = <&clock HI3620_TIMER0_MUX>, + <&clock HI3620_TIMER1_MUX>, + <&clock HI3620_TIMER0_MUX>; + clock-names = "timer0clk", "timer1clk", "apb_pclk"; status = "disabled"; }; @@ -121,8 +123,10 @@ reg = <0x801000 0x1000>; /* timer10 & timer11 */ interrupts = <0 2 4>, <0 3 4>; - clocks = <&clock HI3620_TIMER2_MUX>, <&clock HI3620_TIMER3_MUX>; - clock-names = "apb_pclk"; + clocks = <&clock HI3620_TIMER2_MUX>, + <&clock HI3620_TIMER3_MUX>, + <&clock HI3620_TIMER2_MUX>; + clock-names = "timer0clk", "timer1clk", "apb_pclk"; status = "disabled"; }; @@ -131,8 +135,10 @@ reg = <0xa01000 0x1000>; /* timer20 & timer21 */ interrupts = <0 4 4>, <0 5 4>; - clocks = <&clock HI3620_TIMER4_MUX>, <&clock HI3620_TIMER5_MUX>; - clock-names = "apb_pclk"; + clocks = <&clock HI3620_TIMER4_MUX>, + <&clock HI3620_TIMER5_MUX>, + <&clock HI3620_TIMER4_MUX>; + clock-names = "timer0lck", "timer1clk", "apb_pclk"; status = "disabled"; }; @@ -141,8 +147,10 @@ reg = <0xa02000 0x1000>; /* timer30 & timer31 */ interrupts = <0 6 4>, <0 7 4>; - clocks = <&clock HI3620_TIMER6_MUX>, <&clock HI3620_TIMER7_MUX>; - clock-names = "apb_pclk"; + clocks = <&clock HI3620_TIMER6_MUX>, + <&clock HI3620_TIMER7_MUX>, + <&clock HI3620_TIMER6_MUX>; + clock-names = "timer0clk", "timer1clk", "apb_pclk"; status = "disabled"; }; @@ -151,8 +159,10 @@ reg = <0xa03000 0x1000>; /* timer40 & timer41 */ interrupts = <0 96 4>, <0 97 4>; - clocks = <&clock HI3620_TIMER8_MUX>, <&clock HI3620_TIMER9_MUX>; - clock-names = "apb_pclk"; + clocks = <&clock HI3620_TIMER8_MUX>, + <&clock HI3620_TIMER9_MUX>, + <&clock HI3620_TIMER8_MUX>; + clock-names = "timer0clk", "timer1clk", "apb_pclk"; status = "disabled"; }; diff --git a/arch/arm/boot/dts/hip04.dtsi b/arch/arm/boot/dts/hip04.dtsi index 4263a9339c2e..f5871b1d1ec4 100644 --- a/arch/arm/boot/dts/hip04.dtsi +++ b/arch/arm/boot/dts/hip04.dtsi @@ -226,8 +226,8 @@ compatible = "arm,sp804", "arm,primecell"; reg = <0x3000000 0x1000>; interrupts = <0 224 4>; - clocks = <&clk_50m>, <&clk_50m>; - clock-names = "apb_pclk"; + clocks = <&clk_50m>, <&clk_50m>, <&clk_50m>; + clock-names = "timer0clk", "timer1clk", "apb_pclk"; }; arm-pmu { -- 2.17.1