Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp3393553pxk; Mon, 7 Sep 2020 11:34:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz+pYwD8dYkBKf0kpIfisd9oo0G3SmFKTtq0LZ0EIVP8P63uxeYCEtQ+FYcHxSd6umZO9gk X-Received: by 2002:a05:6402:2c7:: with SMTP id b7mr24101308edx.125.1599503679040; Mon, 07 Sep 2020 11:34:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1599503679; cv=none; d=google.com; s=arc-20160816; b=PSKzVd/MUfgocC63VoKapTbNGAg3UqEoBhMW91muMarLDjpSN+0gnKWc98fYm03HNz 9h7B4NQytBk2gS0ObY7KLI5ps38FUJUuFQaCqMoIF7Tg/AQ3gkKHHvebmQVKSDtyLsqT QgAue/j+N8ZLoGZSZKDS2u7yXeIoYx6rjdXoY0Ra5teTgTf99kUZXNA1Jfh4cJi3+zF/ ICYObgLUPNItb3Ak1dpvsCdKXqdpGLMtXeypfo1U7BJZDT9WW56KLmpMS9F8qyDFepap /MMIeqx0tT97XNutC8J+mLRZT4dWELnsiLU1v27c/UYSSj94LTZq0YCUKmwgq4SacAnJ KTPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:mail-followup-to:message-id:subject:cc:to :from:date:dkim-signature; bh=nmGHPNrS/6S0SVPN+UDSLWRiyfZpZ44FO0zwUXQGhPk=; b=DZCjpDuBGrec+08jGWLKiOdsTHnB44vD62A+lzKRDzDHNiNNNMsETLiTiIJBcUluxZ 8boEoagpviYqqYxwml428kEdTjFKCzjr7PQPJ1/KgkZIq5kRiLC6xeYsIlMOKGBsBmxF 3ZkIDuPOkQvrNhITf9xkjk3ZY+C7fYpt949qncsZo2vpuE831qT+XfDeX9iCg39ImuEv fKJHuTjOOhGt0IoTxdPrkRI8raTLFVeSgDozeGXLSz8U1/eps167RGkcpd8X/1XZdHFH p5nulgosUcGaVCypRSs+5f8JDCpSmA5iZN718/iOSGJSvvaFBm4oAyzRSkLwMkPJi1Ot ae1g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ffwll.ch header.s=google header.b=hZpY+ABA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k13si10257539edh.371.2020.09.07.11.34.16; Mon, 07 Sep 2020 11:34:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ffwll.ch header.s=google header.b=hZpY+ABA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729434AbgIGSTC (ORCPT + 99 others); Mon, 7 Sep 2020 14:19:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50574 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729290AbgIGSS7 (ORCPT ); Mon, 7 Sep 2020 14:18:59 -0400 Received: from mail-wm1-x341.google.com (mail-wm1-x341.google.com [IPv6:2a00:1450:4864:20::341]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2AC5DC061573 for ; Mon, 7 Sep 2020 11:18:59 -0700 (PDT) Received: by mail-wm1-x341.google.com with SMTP id y15so2333768wmi.0 for ; Mon, 07 Sep 2020 11:18:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ffwll.ch; s=google; h=date:from:to:cc:subject:message-id:mail-followup-to:references :mime-version:content-disposition:in-reply-to; bh=nmGHPNrS/6S0SVPN+UDSLWRiyfZpZ44FO0zwUXQGhPk=; b=hZpY+ABAxUzZiiEnMcGY2zsoByRD7Qyn3GVNt7pMeFqg40sUBrUExQ3IX3NAtZYDed vpuuoHVdh32ifvExwzoruB17FLiBxcLLWvh6JivS+6V7GpKxu17XBwxDmiAFVWBo3oke VeYhIhUZA5q3aMC5BRIP+qKUUioViLMCnNc3U= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id :mail-followup-to:references:mime-version:content-disposition :in-reply-to; bh=nmGHPNrS/6S0SVPN+UDSLWRiyfZpZ44FO0zwUXQGhPk=; b=fDzjYknO0EibMGbM+Ip39tOqLG8OJKAhTFEOxB/XUe8kKpb6BfsX+BFcgku66Hjb99 d59du7b6lA2vXJhdqOZaXSbiPUq/vb+hBLs+OV+u7NA+ot+8i0h+CdOjik5MCe8QxUY5 A0bb6LRxR4rFJsOvIOnQjLvNAjtsZLM+eAehkHie8oYtruz+U1WgfVW7IMUiq2QR/7Ty vOizBwNCMoMNCVAqLOkNWPEjvIQu1XHUlD3LoDZrBe6GMUVFANxKvrPgsMS1V74bJmPb U9TrilrYfym40x0oftUDKaC+VzoF/r8Foj/Y3kC7j2I1mCLN/nG0g6H+1L7yuNImEnHh JdTQ== X-Gm-Message-State: AOAM5309JAvRouRo8P5Ovh2yDC9NSQHGtX0Ax7LeoHtSxqujEfKWVCV2 qGhR6qCcG6NxyZIXFhJnSsN5aw== X-Received: by 2002:a1c:6187:: with SMTP id v129mr528032wmb.35.1599502737762; Mon, 07 Sep 2020 11:18:57 -0700 (PDT) Received: from phenom.ffwll.local ([2a02:168:57f4:0:efd0:b9e5:5ae6:c2fa]) by smtp.gmail.com with ESMTPSA id v6sm29503897wrt.90.2020.09.07.11.18.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Sep 2020 11:18:56 -0700 (PDT) Date: Mon, 7 Sep 2020 20:18:55 +0200 From: Daniel Vetter To: Laurent Pinchart Cc: Stefan Agner , marex@denx.de, airlied@linux.ie, daniel@ffwll.ch, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] drm: mxsfb: check framebuffer pitch Message-ID: <20200907181855.GE2352366@phenom.ffwll.local> Mail-Followup-To: Laurent Pinchart , Stefan Agner , marex@denx.de, airlied@linux.ie, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20200907160343.124405-1-stefan@agner.ch> <20200907161712.GF6047@pendragon.ideasonboard.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200907161712.GF6047@pendragon.ideasonboard.com> X-Operating-System: Linux phenom 5.7.0-1-amd64 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Sep 07, 2020 at 07:17:12PM +0300, Laurent Pinchart wrote: > Hi Stefan, > > Thank you for the patch. > > On Mon, Sep 07, 2020 at 06:03:43PM +0200, Stefan Agner wrote: > > The lcdif IP does not support a framebuffer pitch (stride) other than > > the CRTC width. Check for equality and reject the state otherwise. > > > > This prevents a distorted picture when using 640x800 and running the > > Mesa graphics stack. Mesa tires to use a cache aligned stride, which > > s/tires/tries/ > > > leads at that particular resolution to width != stride. Currently > > Mesa has no fallback behavior, but rejecting this configuration allows > > userspace to handle the issue correctly. > > I'm increasingly impressed by how featureful this IP core is :-) > > > Signed-off-by: Stefan Agner > > --- > > drivers/gpu/drm/mxsfb/mxsfb_kms.c | 22 ++++++++++++++++++---- > > 1 file changed, 18 insertions(+), 4 deletions(-) > > > > diff --git a/drivers/gpu/drm/mxsfb/mxsfb_kms.c b/drivers/gpu/drm/mxsfb/mxsfb_kms.c > > index b721b8b262ce..79aa14027f91 100644 > > --- a/drivers/gpu/drm/mxsfb/mxsfb_kms.c > > +++ b/drivers/gpu/drm/mxsfb/mxsfb_kms.c > > @@ -403,14 +403,28 @@ static int mxsfb_plane_atomic_check(struct drm_plane *plane, > > { > > struct mxsfb_drm_private *mxsfb = to_mxsfb_drm_private(plane->dev); > > struct drm_crtc_state *crtc_state; > > + unsigned int pitch; > > + int ret; > > > > crtc_state = drm_atomic_get_new_crtc_state(plane_state->state, > > &mxsfb->crtc); > > > > - return drm_atomic_helper_check_plane_state(plane_state, crtc_state, > > - DRM_PLANE_HELPER_NO_SCALING, > > - DRM_PLANE_HELPER_NO_SCALING, > > - false, true); > > + ret = drm_atomic_helper_check_plane_state(plane_state, crtc_state, > > + DRM_PLANE_HELPER_NO_SCALING, > > + DRM_PLANE_HELPER_NO_SCALING, > > + false, true); > > + if (ret || !plane_state->visible) > > Would it be more explict to check for !plane_state->fb ? Otherwise I'll > have to verify that !fb always implies !visible :-) > > > + return ret; > > + > > + pitch = crtc_state->mode.hdisplay * > > + plane_state->fb->format->cpp[0]; > > This holds on a single line. > > > + if (plane_state->fb->pitches[0] != pitch) { > > + dev_err(plane->dev->dev, > > + "Invalid pitch: fb and crtc widths must be the same"); > > I'd turn this into a dev_dbg(), printing error messages to the kernel > log in response to user-triggered conditions is a bit too verbose and > could flood the log. > > Wouldn't it be best to catch this issue when creating the framebuffer ? Yeah this should be verified at addfb time. We try to validate as early as possible. -Daniel > > > + return -EINVAL; > > + } > > + > > + return 0; > > } > > > > static void mxsfb_plane_primary_atomic_update(struct drm_plane *plane, > > -- > Regards, > > Laurent Pinchart -- Daniel Vetter Software Engineer, Intel Corporation http://blog.ffwll.ch