Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp4159948pxk; Tue, 8 Sep 2020 12:12:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwEsBlfUH/nkIZUlEAcJaTcVE+PneA1hHfGubZTDW1ZEoL5g3KosjEPWO/StnxI2MUSzZ35 X-Received: by 2002:a17:906:178d:: with SMTP id t13mr28434051eje.410.1599592357708; Tue, 08 Sep 2020 12:12:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1599592357; cv=none; d=google.com; s=arc-20160816; b=Fqr2euUxtQoihfuSkMq7YY4eAzFr+NAK5YZJ3YjGORpV2DYgzMPt5rM8rvGOMxA8zl dSoxcPAOMvaLcmWdiQbvRvca9C0bX2BKt65GQRSZsg4xbZl9psDp1ySMfUXPi9vgeO2h WiiPM3OO9W1m5enWZ5XSnBK6xcKtHqmY2I8M2TXWTXT7W19T8EOpbMswfh0pRjGA+Vy2 yR4wJBor+Gh5bEd1AcmpkvCpBblzDhkf0nC0+AYvA5uL5yEHfQ9weKXEhGhCchYx7430 SU9dAirVdjdoRhvRt5DUJSDwM1b8b68/XSa/VvajpjSz5Yp9/bdV/0T3vcKaBUCZKG3r S+Nw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=4tkLd/hq478wV0gx7LNAQ2XgkR0xU+PB6qyt17KS4lc=; b=ox9C0G4QbB+bBiRjsdhwbvUATgrCJJH0JEcuo5epwKwFAyUyAy8tZAaUPnlbNUdJWy jVxtd8kesNidF/GaPEIre+Ko5wIdyrfeuhTAM2c+FnFn2S4BhsrILr92PkHiec0OKfe/ 863HNu+ha2EUilLKNnWahLK5hc/ZyjPGUeO0dbgx54g23GcEUZbvXIAPZOpBAwwOngnh 4hnjoTgNKVusMWcnEiaW5k2I5tPzeGXi88R5Mi0H6psqYuxFaWda3BZZCPuqwCbaZjRW I4aWqdqLPw0a64QoQAmYyrAPjy8mo3+ty1qMLYJzFX9ZriU0MQVhk42IEP+hELoDtVBa 7HMA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ay17si13421117ejb.345.2020.09.08.12.12.15; Tue, 08 Sep 2020 12:12:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731463AbgIHTKf (ORCPT + 99 others); Tue, 8 Sep 2020 15:10:35 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:56356 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731421AbgIHTKY (ORCPT ); Tue, 8 Sep 2020 15:10:24 -0400 Received: from kevin (unknown [IPv6:2607:fea8:55f:a950::68f4]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: alyssa) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id 93A0B295E47; Tue, 8 Sep 2020 20:10:18 +0100 (BST) Date: Tue, 8 Sep 2020 15:10:10 -0400 From: Alyssa Rosenzweig To: Neil Armstrong Cc: robh@kernel.org, tomeu.vizoso@collabora.com, steven.price@arm.com, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org Subject: Re: [PATCH 4/5] drm/panfrost: add amlogic reset quirk callback Message-ID: <20200908191010.GB10568@kevin> References: <20200908151853.4837-1-narmstrong@baylibre.com> <20200908151853.4837-5-narmstrong@baylibre.com> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha512; protocol="application/pgp-signature"; boundary="G4iJoqBmSsgzjUCe" Content-Disposition: inline In-Reply-To: <20200908151853.4837-5-narmstrong@baylibre.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --G4iJoqBmSsgzjUCe Content-Type: text/plain; charset=us-ascii Content-Disposition: inline > Since the documentation of the GPU cores are not public, we do not know what does these > values, but they permit having a fully functional GPU running with Panfrost. Since this is Amlogic magic, not specifically GPU, I'd rephrase this as "Since the Amlogic's integration of the GPU cores with the SoC is not publicly documented..." > + /* > + * The Amlogic integrated Mali-T820, Mali-G31 & Mali-G52 needs > + * these undocumented bits to be set in order to operate > + * correctly. > + * These GPU_PWR registers contains: > + * "device-specific power control value" > + */ PWR_OVERRIDE1 is the Amlogic specific value. Per the name, for PWR_KEY, I'd do add "#define GPU_PWR_KEY_UNLOCK 0x2968A819" in panfrost-gpu.h so it's clear which value is which. --G4iJoqBmSsgzjUCe Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEQ17gm7CvANAdqvY4/v5QWgr1WA0FAl9X1woACgkQ/v5QWgr1 WA0XAg//c9nGGJntvueFe8c6qd2IaRIMN3EM6NDls15z8sc2USz064lxnb0x5o15 futnTLgG+9RPsMRDl3GmLwHyffyRWWIupoVPgMEu/RdWUai8d4yKyF76xVDpUOAD RnPBzvstwXzN3Wggj47fB6ajEZFFOI2erWqEgAY8UZARPkw3jP+lUbHpagmKdMVF SYrAuYXOZmOjdlHXeTM4jxAW1I76imu2iEnvm+/2bpgRUumypy3/K33/wICFL9W3 RVC1/2Gw6zRrhT9Je9eVBLID7xoeJk5jFHAFss9xd+OtshquOBlapVXwJVcfEm+p gDFNrxG/pXgrJvkI6a8anp0cqyaixvIONfMt2fJwfTbqP5+K0QigQFVclGa6eXM3 iLkfjlbgrCn8iiywRBx7BunsMqMWgHEt5K78PGczw2JmU+Ahp1O1vq9Az0s2yYIt X5nlp/iwUHRtPEnoNwqPFfasUnO3UAkObmax9oZVG3iBede/wMMWDOvm/J0Q8pEq jI/liFrKDPa7Qnkwara3B1hxAeMedig7Qi+RAFuRTUFlNCoBuD4TfCcvBGqH1cDX aupOBHrxmstHtZH5lnCcy7cXepJuCOmati2khQRvoOJolnRYI1HFyt2poZT3HQ+w K8zkmWUzKZZk/QwJn31i7zX7emvAvma0aO3dGzdT4+F3OMeJRf0= =eeWO -----END PGP SIGNATURE----- --G4iJoqBmSsgzjUCe--