Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp1588232pxk; Thu, 10 Sep 2020 21:19:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJylOK4ptoUyo6yy3Ds24F3fyxlab2S44Jyb481NK5fvCLE9jIKUYAiwup3KSrqLwzArwm7z X-Received: by 2002:a17:906:dbf5:: with SMTP id yd21mr201470ejb.521.1599797936490; Thu, 10 Sep 2020 21:18:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1599797936; cv=none; d=google.com; s=arc-20160816; b=IM1LQdOGlRl8SN3+NlA51Ie8gwcg4oKeb7jHXFFXRYh4ulrAAYclQVfDgkDNzmBsBO 8taSJiocWT1uvaV8uDIftdPyOCXcG27eTM7xlJ+cfZcfRiDrnq9CQx3cS3LWojT5WOko QMLA55WL0CG5B0T6+u2+AaeG1dboBjC1JmPqTUbt+yIDr4snp9getiYh5toM3GByacP2 zbYlA13qJc/Km7J1nPURWWmBUdBd9D8rkeweEyMAM7ztxYKHIxHV6cw3hLJE+D+vhyER rAz3qC98t4RxmfSNU0Pdr6nYiydLAUeU2NKamEL6TWpgWIzMfiuZFWMDFjbeHoeJCdSE SN+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=hEV3TG2hjV06nLHIvquro68ecT0Tn/aBygQ2hyyvp3k=; b=FKkYq00r13OI1Xyz7agm5YuTWFBKGiOjT5oFHIvRSa3Ggr2fWruAuvfWRAB4S0W+Y9 QXd0jurtzRcp5ZNuoBZd4g4zlUBI54xwqcap9RbZCZKrogs6pPdFxsYf2gP5Tow1s89a /J7t18O/+OUYI2Dq+VnNks+yd7iWi1pNQgiTWBQR1TJ0Hx1WqlTfkPjzKeUpMkINAMNR XUwCKaFgrVGT6l9/9UrNMyIRQS8Qel/LTOz3GoiFBO3w1X8gI+TWkNuuSDyKPPIBK+/C RQxiOVxAv6xECl4ScXhKVGHTjH+e+CQuzpC+Vj55zh39xLj/J65qEHJqiD/vb9YRz744 dnyw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f26si643190ejj.250.2020.09.10.21.18.33; Thu, 10 Sep 2020 21:18:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725562AbgIKERu (ORCPT + 99 others); Fri, 11 Sep 2020 00:17:50 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:63195 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725355AbgIKERt (ORCPT ); Fri, 11 Sep 2020 00:17:49 -0400 X-Greylist: delayed 1872 seconds by postgrey-1.27 at vger.kernel.org; Fri, 11 Sep 2020 00:17:49 EDT Received: from twspam01.aspeedtech.com (localhost [127.0.0.2] (may be forged)) by twspam01.aspeedtech.com with ESMTP id 08B3SSNJ083872 for ; Fri, 11 Sep 2020 11:28:28 +0800 (GMT-8) (envelope-from chiawei_wang@aspeedtech.com) Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 08B3SMCn083854; Fri, 11 Sep 2020 11:28:22 +0800 (GMT-8) (envelope-from chiawei_wang@aspeedtech.com) Received: from ChiaWeiWang-PC.aspeed.com (192.168.2.66) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 11 Sep 2020 11:46:32 +0800 From: "Chia-Wei, Wang" To: , , , , , , , , , , , CC: Subject: [PATCH 0/4] Remove LPC register partitioning Date: Fri, 11 Sep 2020 11:46:27 +0800 Message-ID: <20200911034631.8473-1-chiawei_wang@aspeedtech.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [192.168.2.66] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 08B3SMCn083854 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The LPC controller has no concept of the BMC and the Host partitions. The incorrect partitioning can impose unnecessary range restrictions on register access through the syscon regmap interface. For instance, HICRB contains the I/O port address configuration of KCS channel 1/2. However, the KCS#1/#2 drivers cannot access HICRB as it is located at the other LPC partition. In addition, to be backward compatible, the newly added HW control bits could be added at any reserved bits over the LPC addressing space. Thereby, this patch series aims to remove the LPC partitioning for better driver development and maintenance. Chia-Wei, Wang (4): ARM: dts: Remove LPC BMC and Host partitions soc: aspeed: Fix LPC register offsets ipmi: kcs: aspeed: Fix LPC register offsets pinctrl: aspeed-g5: Fix LPC register offsets arch/arm/boot/dts/aspeed-g4.dtsi | 74 +++++------ arch/arm/boot/dts/aspeed-g5.dtsi | 135 +++++++++------------ arch/arm/boot/dts/aspeed-g6.dtsi | 135 +++++++++------------ drivers/char/ipmi/kcs_bmc_aspeed.c | 13 +- drivers/pinctrl/aspeed/pinctrl-aspeed-g5.c | 2 +- drivers/soc/aspeed/aspeed-lpc-ctrl.c | 6 +- drivers/soc/aspeed/aspeed-lpc-snoop.c | 11 +- 7 files changed, 162 insertions(+), 214 deletions(-) -- 2.17.1