Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp1983820pxk; Mon, 14 Sep 2020 01:16:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwBiVbr4HiN7p7+Oz/I0K6lFYAD8I+D2TplKgnyYGg4HXl5Bv71Q8q2bN+HLCKzDkYD2UfI X-Received: by 2002:a17:906:3506:: with SMTP id r6mr13471256eja.55.1600071386432; Mon, 14 Sep 2020 01:16:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600071386; cv=none; d=google.com; s=arc-20160816; b=ICBveAEpuNrhgnJWWG0MyKyGr4/qJIhDhCjfl7TAm0eqjbgokju16BtkRYoAXeUO9i 5L9nKnrIDgWz2EBfDhkgLtLUpz1asTjTjPcNEhgqA4121U9qUlaJtM9el4tboLndouF7 zMt48bHjSrBoi5xl/7g/G8iOXy0Mn1T7DnNUGwnnsx35+J1Bhe9RSa81e9vqoqdKZHXD Ug2ii4y5NKs6Ic9//FJMhPZDV4FJ6Qyk/RP39E2HoxubtydwCTbs/05yE+Yf8ahvwhrk UxmPmoaStvaEHJc3RlD1I0Uk1k9lXIFM6Smp98MZPYSIbezDNAjEp0xIATyJ0tW/hNdz SMmg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=kJmjZDnJ+o/rwTIfqmqLQUsbOASsnJcQHfvARIZcIP0=; b=hi2AsHmOE5TvbhuJ3rcqErEUNmUGGfyh7Q5NogvVMbY+360kHC9K1YPTZFuKC1S6M9 Ajd2vwlrX1l3d6xymm/kmcbFVEmmoR+7wrGumwu75Uz+em1oV4/Ir6GZhgFlAcLQcAPi HfeSqBjR/zaa1TqWE8fkWdnLbTtcdQqK6iI0vnRQBPHkoLn962VSfXsS7+CZbuSbKWtp yCsYmtvgauVw+DcHpRUBNedoI/V1ecrd0jfVKBeTd+XB4qbVBO9ROuIqIf/s6PweNGlf a3IczM+j++FXcTU7Za5zj9Xgg1bh6VV30+SJpMW1gzS7emDtSJqpVxjSdxgYV59URaAu a3Nw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bl18si6045603ejb.171.2020.09.14.01.16.04; Mon, 14 Sep 2020 01:16:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726270AbgINIPP (ORCPT + 99 others); Mon, 14 Sep 2020 04:15:15 -0400 Received: from lhrrgout.huawei.com ([185.176.76.210]:2810 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726187AbgINIGk (ORCPT ); Mon, 14 Sep 2020 04:06:40 -0400 Received: from lhreml710-chm.china.huawei.com (unknown [172.18.7.107]) by Forcepoint Email with ESMTP id 82ED0EA4F23BCF2D226D; Mon, 14 Sep 2020 09:06:25 +0100 (IST) Received: from localhost (10.52.126.156) by lhreml710-chm.china.huawei.com (10.201.108.61) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1913.5; Mon, 14 Sep 2020 09:06:24 +0100 Date: Mon, 14 Sep 2020 09:04:48 +0100 From: Jonathan Cameron To: Atish Patra CC: , Albert Ou , Andrew Morton , Anshuman Khandual , Anup Patel , "Arnd Bergmann" , Catalin Marinas , "David Hildenbrand" , Greentime Hu , Bjorn Helgaas , Greg Kroah-Hartman , Jia He , , , "Mike Rapoport" , Nicolas Saenz Julienne , Palmer Dabbelt , "Paul Walmsley" , "Rafael J. Wysocki" , Steven Price , Will Deacon , Zong Li Subject: Re: [RFC/RFT PATCH v2 0/5] Unify NUMA implementation between ARM64 & RISC-V Message-ID: <20200914090448.00001f7f@Huawei.com> In-Reply-To: <20200912013441.9730-1-atish.patra@wdc.com> References: <20200912013441.9730-1-atish.patra@wdc.com> Organization: Huawei Technologies Research and Development (UK) Ltd. X-Mailer: Claws Mail 3.17.4 (GTK+ 2.24.32; i686-w64-mingw32) MIME-Version: 1.0 Content-Type: text/plain; charset="US-ASCII" Content-Transfer-Encoding: 7bit X-Originating-IP: [10.52.126.156] X-ClientProxiedBy: lhreml717-chm.china.huawei.com (10.201.108.68) To lhreml710-chm.china.huawei.com (10.201.108.61) X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 11 Sep 2020 18:34:36 -0700 Atish Patra wrote: Hi Atish, I'm not seeing a change log from v1. Putting one in makes it easier for people who reviewed v1 to remember what to look for when looking at v2. Either here, or individual patches after the --- is fine. Thanks, Jonathan > This series attempts to move the ARM64 numa implementation to common > code so that RISC-V can leverage that as well instead of reimplementing > it again. > > RISC-V specific bits are based on initial work done by Greentime Hu [1] but > modified to reuse the common implementation to avoid duplication. > > [1] https://lkml.org/lkml/2020/1/10/233 > > This series has been tested on qemu with numa enabled for both RISC-V & ARM64. > It would be great if somebody can test it on numa capable ARM64 hardware platforms. > This patch series doesn't modify the maintainers list for the common code (arch_numa) > as I am not sure if somebody from ARM64 community or Greg should take up the > maintainership. Ganapatrao was the original author of the arm64 version. > I would be happy to update that in the next revision once it is decided. > > # numactl --hardware > available: 2 nodes (0-1) > node 0 cpus: 0 1 2 3 > node 0 size: 486 MB > node 0 free: 470 MB > node 1 cpus: 4 5 6 7 > node 1 size: 424 MB > node 1 free: 408 MB > node distances: > node 0 1 > 0: 10 20 > 1: 20 10 > # numactl -show > policy: default > preferred node: current > physcpubind: 0 1 2 3 4 5 6 7 > cpubind: 0 1 > nodebind: 0 1 > membind: 0 1 > > For RISC-V, the following qemu series is a pre-requisite(already available in upstream) > to test the patches in Qemu and 2 socket OmniXtend FPGA. > > https://patchwork.kernel.org/project/qemu-devel/list/?series=303313 > > The patches are also available at > > https://github.com/atishp04/linux/tree/5.10_numa_unified_v2 > > There may be some minor conflicts with Mike's cleanup series [2] depending on the > order in which these two series are being accepted. I can rebase on top his series > if required. > > [2] https://lkml.org/lkml/2020/8/18/754 > > Atish Patra (4): > numa: Move numa implementation to common code > arm64, numa: Change the numa init function name to be generic > riscv: Separate memory init from paging init > riscv: Add numa support for riscv64 platform > > Greentime Hu (1): > riscv: Add support pte_protnone and pmd_protnone if > CONFIG_NUMA_BALANCING > > arch/arm64/Kconfig | 1 + > arch/arm64/include/asm/numa.h | 45 +---------------- > arch/arm64/kernel/acpi_numa.c | 13 ----- > arch/arm64/mm/Makefile | 1 - > arch/arm64/mm/init.c | 4 +- > arch/riscv/Kconfig | 31 +++++++++++- > arch/riscv/include/asm/mmzone.h | 13 +++++ > arch/riscv/include/asm/numa.h | 8 +++ > arch/riscv/include/asm/pci.h | 14 ++++++ > arch/riscv/include/asm/pgtable.h | 21 ++++++++ > arch/riscv/kernel/setup.c | 11 ++++- > arch/riscv/kernel/smpboot.c | 12 ++++- > arch/riscv/mm/init.c | 10 +++- > drivers/base/Kconfig | 6 +++ > drivers/base/Makefile | 1 + > .../mm/numa.c => drivers/base/arch_numa.c | 29 +++++++++-- > include/asm-generic/numa.h | 49 +++++++++++++++++++ > 17 files changed, 200 insertions(+), 69 deletions(-) > create mode 100644 arch/riscv/include/asm/mmzone.h > create mode 100644 arch/riscv/include/asm/numa.h > rename arch/arm64/mm/numa.c => drivers/base/arch_numa.c (95%) > create mode 100644 include/asm-generic/numa.h > > -- > 2.24.0 >