Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp2195395pxk; Mon, 14 Sep 2020 07:11:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy0qwRxI5nzW55dG6Tk/IBiSJSUNFM8sx8u7QdhC+SR1zljEWv9Asf34bMf3JxleJoam0bf X-Received: by 2002:a17:906:f9d8:: with SMTP id lj24mr15270158ejb.379.1600092675612; Mon, 14 Sep 2020 07:11:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600092675; cv=none; d=google.com; s=arc-20160816; b=boe4NLJs4HUm9Ylb28EUVhPoc11Vvlbp1Ej4wPWcWyS6jqYUg0/2F3gQmAmMEtFuTS 5f28U//GDEX3osU8VmA1+qHjAw4ZyFQIfcXYKeGVhgOn4IXcNfWYSkJWe/I2GWPLznJ+ J0mxi8c1TmgmTKCKWIqBJkQAELjUJnj7Bu5klTMIuP9rJX8AP4WUeEeMbOLoXONtxQWL hfIP8wtjPTfxGsSYR9cggNZrkoR5FIPzlnQ1ALe2rIXVmYhbrH9M7w7ZzrkoIOpEM3Au suz9tyPjR/9F9P9TnQSCUW63teRZa8IPARW0/Np+W1gbyz2gfJ6o5ILv00kGifS5GFMj 9TPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:dkim-signature; bh=XwYOSaM39rlsnabbnvBS9v6U7ZGS6JKZke/e9q9N9H0=; b=ypz+2ucQbQYHydbWc4V4TVJCWTlwBKCDyPF/M9ZHPBeknpVcHu2/X8gXeihnbvMVZo ZGRn+B1gYm2rte3B04JPdKiFya0cfs1uLrglNOPb3sXVzgr33h4Y9PcDceH8jq8eoR5Y 84UG2xmiJumhiPSVEjGyR1EmCVS8uNr8CC7XszNzWRuVZNievBKdni2GPU9Sp0bxEN7/ Plugt9DT5Il9ergZK3u10Ezyj9Ql4hOlQTvhVcm4XTKzzIFuNV/wbxklgBMDnblFGuqv v8MRqdigrqgtL0BwMBd+A6gjEUNHy5LtdtJ9q8uYre1n+MkN9vA6qQXb7f1tODl0Q8ho ru4w== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=V+PeEK4g; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r25si8455276edc.164.2020.09.14.07.10.53; Mon, 14 Sep 2020 07:11:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=V+PeEK4g; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726799AbgINOKO (ORCPT + 99 others); Mon, 14 Sep 2020 10:10:14 -0400 Received: from esa2.microchip.iphmx.com ([68.232.149.84]:6828 "EHLO esa2.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726360AbgINOKF (ORCPT ); Mon, 14 Sep 2020 10:10:05 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1600092605; x=1631628605; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=2+6lC8ARyP4M+w2bf6W5qKFsmZlynHJRKkVTNVKbQ9o=; b=V+PeEK4gGY2/e5fPjjnbC/ex2L0JYYGg7dlJ41ek3PBeSUPxpmLza7FV nJ7QuOYwcewAlm5W23zLDCOCOVsxE5PjKWwEe4sVadWyZi0hCzWmTCqPc 8w0RblhclHuSbmd9ElOyShhv0/Wogn3KQZXLfKZmCp9nlUTsJ61+LyFVv LlMSYbt7iFwZXKtWdHp36mbOtHBcswWUEaXBIuHjMbIbIqygUfeGr9RGH 1ilK7m57cuKzAOwcyA8vejNxljykeZNzpcPXFLIWnzC1BJRQ6PK7eQuCX wfy8FSto8jOkxrS2K+Cr28wq7yheEYQDdObzzI232G7aUf+RBw/KW+1Uv g==; IronPort-SDR: ASYTBgDYQUudn+rtV449UYNYZ46d7K3OWrcKa2iV8EEnK+sw049wodL/Z1M7O2Td3r5qAnkF7v Rd/4yZfevT/Xd92jW8k+hvM0WgCmR7vl9zs8cIuUnWvOViTd3ISKlFzhHvS8JqmzUZS3NUNx5x d6/F8spMF4lEcpqZjUDGvt19/Z6NQ7ToXZOzdnQSBS0gLfkWAFGJjHUgIM5cr1i8N9cSHiFF+W XPd7BsmECdG0JaEnQdHzKUxZH01SZEmRxf3RJ2afNDoaGMwnR+LVjZ2zRSQqgtIxzXXH422L06 L5A= X-IronPort-AV: E=Sophos;i="5.76,426,1592895600"; d="scan'208";a="88993898" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 14 Sep 2020 07:10:04 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Mon, 14 Sep 2020 07:10:01 -0700 Received: from ROB-ULT-M18282.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Mon, 14 Sep 2020 07:09:57 -0700 From: Eugen Hristev To: , , , CC: , , , , , Eugen Hristev Subject: [PATCH 0/7] dmaengine: add support for sama7g5 based at_xdmac Date: Mon, 14 Sep 2020 17:09:49 +0300 Message-ID: <20200914140956.221432-1-eugen.hristev@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series adds support for sama7g5-based at_xdmac. In sama7g5, the XDMAC is present in a slightly modified form. This series tries to adapt the existing driver to the differences. According to the compatible string, we select one of two possible layouts, which hold the differences in registermap and supported features. Thanks! Eugen Hristev (7): dmaengine: at_xdmac: separate register defines into header file MAINTAINERS: add dma/at_xdmac_regs.h to XDMAC driver entry dt-bindings: dmaengine: at_xdmac: add compatible with microchip,sama7g5 dmaengine: at_xdmac: adapt perid for mem2mem operations dmaengine: at_xdmac: add support for sama7g5 based at_xdmac dt-bindings: dmaengine: at_xdmac: add optional microchip,m2m property dmaengine: at_xdmac: add AXI priority support and recommended settings .../devicetree/bindings/dma/atmel-xdma.txt | 9 +- MAINTAINERS | 1 + drivers/dma/at_xdmac.c | 273 +++++++----------- drivers/dma/at_xdmac_regs.h | 161 +++++++++++ 4 files changed, 281 insertions(+), 163 deletions(-) create mode 100644 drivers/dma/at_xdmac_regs.h -- 2.25.1