Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp2494791pxk; Mon, 14 Sep 2020 15:16:08 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwd3JUyoInC4fCNkNHrlBPfQ/fdUo0j67mAVdsNLbI4AZsh5TMXUqu6zNT7jzflJaYDqFc7 X-Received: by 2002:aa7:dcd9:: with SMTP id w25mr18483884edu.280.1600121768569; Mon, 14 Sep 2020 15:16:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600121768; cv=none; d=google.com; s=arc-20160816; b=FG7lUDM6H3tpKOleyylct9ewx3l9O8RCJpjCNv8GvYryy2ZQaJG5DRbu4fZLOGneuT jDGSaMoDbmK1fWyKUr/IAzVtXuVobZNr/g6Owx0C05C2YV2IJeJrHNNUJtayvnYAagxz uvgK8AXLrpSbPq4eC5yr6iwSAAEmmSOmGbNxNJlh4w6PqXcBvVD1GpTQEFkxEE97K4fy EVukBAnN3WEDTMVH1YpojpteOIxgMQD+EJRlmqU/lU6pf9lBj4/wrrAqujh54PFvyGCn 2+yUPoMidbXA9UHZ7kzPz0MjNvzesfbP/7xQl6doYfbDjlTtKeojZXoatQizbqWsNkc3 Y+3Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:ironport-sdr:ironport-sdr; bh=5s1FZbNEx2IKBYtTmBAavBJDJH03WSydZLBRQAebRF4=; b=kfH3hvWAobpiefCDLixUXN/a2cvaYe6hkVE7APIppnfp+8ht+oKtEYIm+/XY4Kg3ni ocXVoF4HIhUmEd/aL0zTqTumzvPOfUZteghqYsa5NpA51DXKTZ7+hE21B1m/7FHfpaIo TUgGJ+8j7Jpwdx8o+2NVbGXjJhhBxXFBKGMzg1+EkrYGCd0rqLDdXR2AFjnLf9dhfhnj RAxeowsmhyQIF73geE8gybeL81vyveXj/41DaH+IlQbm2uccm8veSgE7RL7jr6m3ifbc 15WaJnXcj0IcF1JpaNVpLaUlvaXYNWitbBmT08wfoyBdsIlbc0O1oA/9jeRemQOgglvp MP+g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z15si8332619ejr.202.2020.09.14.15.15.46; Mon, 14 Sep 2020 15:16:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726110AbgINWOA (ORCPT + 99 others); Mon, 14 Sep 2020 18:14:00 -0400 Received: from mga14.intel.com ([192.55.52.115]:54052 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725926AbgINWN7 (ORCPT ); Mon, 14 Sep 2020 18:13:59 -0400 IronPort-SDR: MP6Dz+yE3CrwgtDPQ7t+Itl/PzdHl1j5xAXllFwHvCborAdQe7ArmsdVkbIisiJYQWXjzBrg5M dOsdHplLlBgg== X-IronPort-AV: E=McAfee;i="6000,8403,9744"; a="158452604" X-IronPort-AV: E=Sophos;i="5.76,427,1592895600"; d="scan'208";a="158452604" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga007.jf.intel.com ([10.7.209.58]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Sep 2020 15:13:58 -0700 IronPort-SDR: w9uGGY2SLnY0hUE/8JkinGmaLcF1dPRyWmFepJ8cBoudrEw521Phbftd1y4KRywM0iy+UVwsBj Jem4WnLzxTnA== X-IronPort-AV: E=Sophos;i="5.76,427,1592895600"; d="scan'208";a="345588471" Received: from sjchrist-ice.jf.intel.com (HELO sjchrist-ice) ([10.54.31.34]) by orsmga007-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Sep 2020 15:13:58 -0700 Date: Mon, 14 Sep 2020 15:13:57 -0700 From: Sean Christopherson To: Tom Lendacky Cc: kvm@vger.kernel.org, linux-kernel@vger.kernel.org, x86@kernel.org, Paolo Bonzini , Jim Mattson , Joerg Roedel , Vitaly Kuznetsov , Wanpeng Li , Borislav Petkov , Ingo Molnar , Thomas Gleixner , Brijesh Singh Subject: Re: [RFC PATCH 22/35] KVM: SVM: Add support for CR0 write traps for an SEV-ES guest Message-ID: <20200914221353.GJ7192@sjchrist-ice> References: <68f885b63b18e5c72eae92c9c681296083c0ccd8.1600114548.git.thomas.lendacky@amd.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <68f885b63b18e5c72eae92c9c681296083c0ccd8.1600114548.git.thomas.lendacky@amd.com> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Sep 14, 2020 at 03:15:36PM -0500, Tom Lendacky wrote: > From: Tom Lendacky > diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c > index b65bd0c986d4..6f5988c305e1 100644 > --- a/arch/x86/kvm/x86.c > +++ b/arch/x86/kvm/x86.c > @@ -799,11 +799,29 @@ bool pdptrs_changed(struct kvm_vcpu *vcpu) > } > EXPORT_SYMBOL_GPL(pdptrs_changed); > > +static void kvm_post_set_cr0(struct kvm_vcpu *vcpu, unsigned long old_cr0, > + unsigned long cr0) What about using __kvm_set_cr*() instead of kvm_post_set_cr*()? That would show that __kvm_set_cr*() is a subordinate of kvm_set_cr*(), and from the SVM side would provide the hint that the code is skipping the front end of kvm_set_cr*(). > +{ > + unsigned long update_bits = X86_CR0_PG | X86_CR0_WP; > + > + if ((cr0 ^ old_cr0) & X86_CR0_PG) { > + kvm_clear_async_pf_completion_queue(vcpu); > + kvm_async_pf_hash_reset(vcpu); > + } > + > + if ((cr0 ^ old_cr0) & update_bits) > + kvm_mmu_reset_context(vcpu); > + > + if (((cr0 ^ old_cr0) & X86_CR0_CD) && > + kvm_arch_has_noncoherent_dma(vcpu->kvm) && > + !kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED)) > + kvm_zap_gfn_range(vcpu->kvm, 0, ~0ULL); > +} > + > int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) > { > unsigned long old_cr0 = kvm_read_cr0(vcpu); > unsigned long pdptr_bits = X86_CR0_CD | X86_CR0_NW | X86_CR0_PG; > - unsigned long update_bits = X86_CR0_PG | X86_CR0_WP; > > cr0 |= X86_CR0_ET; > > @@ -842,22 +860,23 @@ int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) > > kvm_x86_ops.set_cr0(vcpu, cr0); > > - if ((cr0 ^ old_cr0) & X86_CR0_PG) { > - kvm_clear_async_pf_completion_queue(vcpu); > - kvm_async_pf_hash_reset(vcpu); > - } > + kvm_post_set_cr0(vcpu, old_cr0, cr0); > > - if ((cr0 ^ old_cr0) & update_bits) > - kvm_mmu_reset_context(vcpu); > + return 0; > +} > +EXPORT_SYMBOL_GPL(kvm_set_cr0); > > - if (((cr0 ^ old_cr0) & X86_CR0_CD) && > - kvm_arch_has_noncoherent_dma(vcpu->kvm) && > - !kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED)) > - kvm_zap_gfn_range(vcpu->kvm, 0, ~0ULL); > +int kvm_track_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) I really dislike the "track" terminology. For me, using "track" as the verb in a function implies the function activates tracking. But it's probably a moot point, because similar to EFER, I don't see any reason to put the front end of the emulation into x86.c. Both getting old_cr0 and setting vcpu->arch.cr0 can be done in svm.c > +{ > + unsigned long old_cr0 = kvm_read_cr0(vcpu); > + > + vcpu->arch.cr0 = cr0; > + > + kvm_post_set_cr0(vcpu, old_cr0, cr0); > > return 0; > } > -EXPORT_SYMBOL_GPL(kvm_set_cr0); > +EXPORT_SYMBOL_GPL(kvm_track_cr0); > > void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw) > { > -- > 2.28.0 >