Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>
To:     linux-kernel@vger.kernel.org, iommu@lists.linux-foundation.org
Cc:     joro@8bytes.org, Jon.Grimm@amd.com, brijesh.singh@amd.com,
        Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>
Subject: [PATCH 0/3] amd : iommu : Initial IOMMU support for SNP
Date:   Wed, 16 Sep 2020 13:55:46 +0000
Message-Id: <20200916135549.146468-1-suravee.suthikulpanit@amd.com>
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from ethanolx5673host.amd.com (165.204.78.2) by SA9PR10CA0011.namprd10.prod.outlook.com (2603:10b6:806:a7::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3370.16 via Frontend Transport; Wed, 16 Sep 2020 13:53:04 +0000
X-Mailer: git-send-email 2.17.1
X-Originating-IP: [165.204.78.2]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 2de8678c-a855-44fe-6c28-08d85a47d60d
X-MS-TrafficTypeDiagnostic: DM5PR1201MB0123:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM5PR1201MB0123C56A39CDAD416F257159F3210@DM5PR1201MB0123.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:8882;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: hto+kK8xTW4p1HpX5gSb4IFfj0uArq+tjd4PyTFhZi3GgQTImC0CVQXxvV0eho5kPgp/lzuBexR63RuLIy6DhSHvIMHeTXCCCxJFVRxYPyqxjU4jVXQ6/GnjKJrLcig3OS60k757Yf+uhxcYfOigtDcCXJKshsP+Ah6LrUxkR+cyJ3c6CbStdhkLZu9IQpGdN1ZwtmOSRDdqvLc7wPmfPQcJbk/7ldUftL2o9izeY2QDb1aVkItbZcHMmCMzzTfkGmOCCAYdqE5JI8BrgtO5aGcBJ1Eu3DrZxoInDpRcHmiRtlYndWH+nOImeejMXQVxdz2/1iP4PSJRUNpkvOwkV7emhrjtKXvz7WRYucPQbUiPEoIzTWc9sPe2Iwb0dvIBPJb8rgtou4f0k8s3W+/G7Q==
X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM5PR12MB1163.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(396003)(366004)(376002)(136003)(346002)(39860400002)(186003)(956004)(2616005)(478600001)(44832011)(83380400001)(26005)(16526019)(6666004)(4326008)(8936002)(6486002)(316002)(966005)(86362001)(66946007)(52116002)(5660300002)(66476007)(66556008)(7696005)(36756003)(2906002)(8676002)(1076003);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData: ndaFP1Mxj60vYKDv9P9VHmHEnpjgY4aVY+0FOwYzpTwVmrOHgSUeKPTzgtKEdlMy98B4yH4Hg7vPni26hfsPFD8h888ijDCnLtm1ue2jKCggYDKAUtxDxTgylbEf9i2TB8R2E5uqJVPnsSqkRzW4Z7G4FBLsixTZUDKaI8vBkLR1zqhcgzYjFmjDZXvmDK6cxlF7kBOEuU/TXDyWKuoPtyu2wr5lg5D6ELbsr1qP4wgUrwobyrGRqmwz9YsGs677HM8yKMSHiokr859Rkf2RkDecLUWUNBg0uz5DIi59C4Pig6phCS+5LEMqqEfbkV652EYbwD5kL7YT4kPqqikKtIaq51P8uOfzJtJgZAAkcPpnl85XNBQyOuDEqjppvo50VquZZIx3JeT7PAQf3JHMRhjwhZQaNdJ5a0MveGU9pv9hvqFZc6rz3GXJUjSnwZE3xxLEJyVWsxaf201Zz2R+SSSj8/XHtTewfUGBGZpshFBFzt7RhDQRtOvY6UJXpVkYAjepMqJFqBOEjY3OpA0YBZwJodF8aRIi7/Ougi9v87bL82aVTNhf3KrQ+vPWNoQqwFbnpBHl9NGUgdUPRcEnlecbGpFsgwd9y2e3RUaLca51Q4xazgHn/aJPr+5pmfSL4RKJULiVMSbNB38nTdcf5A==
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 2de8678c-a855-44fe-6c28-08d85a47d60d
X-MS-Exchange-CrossTenant-AuthSource: DM5PR12MB1163.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Sep 2020 13:53:05.8179
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: q7OoAHpr7n4LfUmGToTQCKclV3QKJCFFBLmrfeXxXQ6FiUise5YCBV/99HuSu+6BqejTYEvnMBcjyhuoJcbNaQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR1201MB0123
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Introducing support for AMD Secure Nested Paging (SNP) with IOMMU,
which mainly affects the use of IOMMU Exclusion Base and Range Limit
registers. Note that these registers are no longer used by Linux IOMMU
driver. Patch 2 and 3 are SNP-specific, and discuss detail of
the implementation.

In order to support SNP, the current Completion Wait Write-back logic
is modified (patch 1/4). This change is independent from SNP.

Please see the following white paper for more info on SNP:
  https://www.amd.com/system/files/TechDocs/SEV-SNP-strengthening-vm-isolation-with-integrity-protection-and-more.pdf 

Thank you,
Suravee

Suravee Suthikulpanit (3):
  iommu: amd: Use 4K page for completion wait write-back semaphore
  iommu: amd: Add support for RMP_PAGE_FAULT and RMP_HW_ERR
  iommu: amd: Re-purpose Exclusion range registers to support SNP CWWB

 drivers/iommu/amd/amd_iommu_types.h |  6 ++-
 drivers/iommu/amd/init.c            | 44 +++++++++++++++
 drivers/iommu/amd/iommu.c           | 84 ++++++++++++++++++++++++-----
 3 files changed, 121 insertions(+), 13 deletions(-)

-- 
2.17.1