Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp662027pxk; Wed, 16 Sep 2020 13:41:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwLoA/GLxk5T/R3KcX1mxb7MS0PLLZ2Xym7eh6xS6KFa3vRj2qZtge60oOOtv3vEpTdXu3B X-Received: by 2002:a17:906:344e:: with SMTP id d14mr28340787ejb.42.1600288911265; Wed, 16 Sep 2020 13:41:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600288911; cv=none; d=google.com; s=arc-20160816; b=M0G+5xA+03gCYSk8W9J8s5BJDuVnyF0Vs9FN01p+qNZiOULrH43c/y70yinHw+hpMM prk/tUKfBQ/0h25iMs/SF1dju+/lFIyshj7ML2F/HXgsC3XW7yljIO5cGCpoS2Pb+C5o lAlb8H45lhbR96fg4F9rB2fHaCEnugnE7r2cCvEZ++SQ4WRApK0rZMpz/Jh3eJ7kimuM YQ4X92SLbbzJUtXMF3s3uAF6WkxCIJv6YYBdsX6FIKM6vAqLlpJi3ckmAedOo948HvU2 x0Kmd+Q5GWu+x8ZQ4OnlXu/ZP3mMZ9wpG5OoVerEkigsGC70m6vXZfuHXSm2bu4ViWCO wM/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=jD7242K1QpVoSYp5uQBBtJhxPpRf18m7ysHu0opc35M=; b=0/PyXstByWB14ZmHkKfQnyKBT4a5OVFEsWqMctaBMhYwFNw+hD66mrIQSlp6KdFGgD paCjR6lgyuQY4khQVvhbA+tV9fSqsdkyxLrfGfsf+J7Ymoj2iE0QLQxE4DLkCUDC7aBh vpqQb0BzpTJfzbM2PPhuLD0Wg6gUf0RZgg1SrsSKvQi38MA/gTVc1pyRxzQqih5iRQJX +I8pnAcouaTqSunGVppLevUIrSIwTnwAM7AqyXrSv9Wi0Rdt8NrDXcldACV55V8lZZHu /p7SZgU0TDsuQFDHxMG+hZkrFeGLkvZPoHOw3p3JdKphWoVJtnuzBxlFA9qRkbEYviHN YDSg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nD3DKjKH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ce16si6947149edb.302.2020.09.16.13.41.28; Wed, 16 Sep 2020 13:41:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nD3DKjKH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727038AbgIPUiX (ORCPT + 99 others); Wed, 16 Sep 2020 16:38:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57174 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726846AbgIPRIk (ORCPT ); Wed, 16 Sep 2020 13:08:40 -0400 Received: from mail-lf1-x144.google.com (mail-lf1-x144.google.com [IPv6:2a00:1450:4864:20::144]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7C54CC061225 for ; Wed, 16 Sep 2020 09:35:45 -0700 (PDT) Received: by mail-lf1-x144.google.com with SMTP id y17so7670722lfa.8 for ; Wed, 16 Sep 2020 09:35:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=jD7242K1QpVoSYp5uQBBtJhxPpRf18m7ysHu0opc35M=; b=nD3DKjKHeYWgXplv1RoEalEO6/+75wqWg8pfEf8+x9OtBNVX+QHHLCzOh6O508asM8 m/HOQsn2H9ey58C5D8qtQDkhoNmdTp/HhYnJMBpM7KVbub9hpnC2YEnh9ge1A68RQF0U /6CSMbJsPJmZZa0zSbWsMb+LsSNScil70+/+FEImX1PvlODqB3qlkxnI3KFktkB3nITc 5GUN1XGF5br0XTUjKQS821WxqUba5eRHgZ3DhVz0ZFuTWy10V9EYpZIErzWoOusiWj8C W+c4fryI+TSCoxdNa7CV5VzofUJJTrJyCabmsFNHUpCWiufOYgn1G7m/mX8httFDaz3F gu3A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=jD7242K1QpVoSYp5uQBBtJhxPpRf18m7ysHu0opc35M=; b=l66tAozFoDESv5Jdf6GIIJcBbKYTLCLPuoyj+SWjAJQfVtyyZWmnASMzyu2+Cq3ZU8 wE64GUmE2YqcYbvp159jWpE3Dhj7C7SDcS+c4DuLKO3N0QiuJpz/xBF1SEu/ZvvS36xk OWrAdOQxhl11RxWl5scsSb3gLpbo93F28cTPmgehbRF1VsmpcAt3YDdshGC4Z7cic+V8 E4OUUZF4kynFAcOlLcs4Qe18saLXLwq65rs5IeMdrdPO3qnIeGQYrnOBTDAnELQhOohd WaF9oBlFZirCoKOSagRMaIbQQRoVNV5xIY1rm+PycPqYO0MhxhiJ1gC2LR6kbD77KJfB AUMQ== X-Gm-Message-State: AOAM530o57nVCUaRYNyWcZ2FcJN0AOHsev9cvkm7QIpubxFCkV0mTG8S jZhP1yQ2BXBMQHYzyWFoqCvG9A== X-Received: by 2002:a19:606:: with SMTP id 6mr7272729lfg.407.1600274143884; Wed, 16 Sep 2020 09:35:43 -0700 (PDT) Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id 144sm5044211lfj.35.2020.09.16.09.35.42 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 16 Sep 2020 09:35:43 -0700 (PDT) From: Grzegorz Jaszczyk To: tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org, s-anna@ti.com Cc: grzegorz.jaszczyk@linaro.org, robh+dt@kernel.org, lee.jones@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, david@lechnology.com, praneeth@ti.com Subject: [PATCH v7 0/5] Add TI PRUSS Local Interrupt Controller IRQChip driver Date: Wed, 16 Sep 2020 18:35:10 +0200 Message-Id: <1600274110-30384-1-git-send-email-grzegorz.jaszczyk@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi All, The following is a v7 version of the series [1-6] that adds an IRQChip driver for the local interrupt controller present within a Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) present on a number of TI SoCs including OMAP architecture based AM335x, AM437x, AM57xx SoCs, Keystone 2 architecture based 66AK2G SoCs, Davinci architecture based OMAP-L138/DA850 SoCs and the latest K3 architecture based AM65x and J721E SoCs. Please see the v1 cover-letter [1] for details about the features of this interrupt controller. More details can be found in any of the supported SoC TRMs. Eg: Chapter 30.1.6 of AM5728 TRM [7] Please see the individual patches for exact changes in each patch, following are the main changes from v5: - Add Co-developed-by tags. - Change the irq type to IRQ_TYPE_LEVEL_HIGH in patch #2. [1] https://patchwork.kernel.org/cover/11034561/ [2] https://patchwork.kernel.org/cover/11069749/ [3] https://patchwork.kernel.org/cover/11639055/ [4] https://patchwork.kernel.org/cover/11688727/ [5] https://patchwork.kernel.org/cover/11746463/ [6] https://patchwork.kernel.org/cover/11776181/ [7] http://www.ti.com/lit/pdf/spruhz6 Best regards Grzegorz David Lechner (1): irqchip/irq-pruss-intc: Implement irq_{get,set}_irqchip_state ops Grzegorz Jaszczyk (1): irqchip/irq-pruss-intc: Add a PRUSS irqchip driver for PRUSS interrupts Suman Anna (3): dt-bindings: irqchip: Add PRU-ICSS interrupt controller bindings irqchip/irq-pruss-intc: Add logic for handling reserved interrupts irqchip/irq-pruss-intc: Add support for ICSSG INTC on K3 SoCs .../interrupt-controller/ti,pruss-intc.yaml | 158 +++++ drivers/irqchip/Kconfig | 10 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-pruss-intc.c | 664 +++++++++++++++++++++ 4 files changed, 833 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,pruss-intc.yaml create mode 100644 drivers/irqchip/irq-pruss-intc.c -- 2.7.4