Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp4171254pxk; Tue, 22 Sep 2020 12:06:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwXfzbon2Vi3pqJW1vzIEISkjWAYk8SjYj+Jg7vk82xybH1IHlFlLQ5rvDIH9G74L30LyGv X-Received: by 2002:a17:906:8543:: with SMTP id h3mr6460223ejy.258.1600801602795; Tue, 22 Sep 2020 12:06:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600801602; cv=none; d=google.com; s=arc-20160816; b=vo271D6T1ph8W1XihNjxrCLahsjr2GqWiYtAYuq+5qlaub33/kl1JpiXAtxv4K4KG5 4/4JsVz5JXNUcrqIj1dxyBAdZFW0Ph3DeQyq4n7r5ooMn2bmZuz6ZvBIUDDrRHbdjWQu Xb4hqkAgXb1xD+2JdlXJlOOc/uDPKD9t8AhMPcFN8hGV2f2649wPqMGshqzPHdF3asIF 0Xeo5Mnptkc3TozSHCPSN9VKR52wqo4RwQ2jnj55GBsvS9+b1a4Sb7l75+/Ud8RDclj2 deadIMM3goif9Ue4c/lOgORsIsHjWM3FA+wLZX36lpxAMkZIyyEWOiRkeqTvmoxV/u7x eZsA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:date:to:cc:from:subject :references:in-reply-to:content-transfer-encoding:mime-version :dkim-signature; bh=GF0XrmW80gvFm17A6/WC2Kie7HiIHCkAMa2pIdN6nDM=; b=WLGEdOaXap9/YDlr30Wq7fNtUxrh3GMwDdiTgLuEdoZ3fagtlG/7vS/qjPhwM4sCJk pHAaaZCcw+vTEwoQnBe9w0EhYKRls54OX6WyZjVCKtdhtFtQDRzDDc5ivshEHGXQod7l kh1Z/qV0lTX6bFsbC/wQOHkEADtSTs5CNyKTdIy2piZCxw9S6CcMLVKhHwRQfjZSxAUI C4eLIaIydBHuzowMOWH+7u+/CHVaS+DpIiTTiUO6ykRv3sKFEH9WTLIWckxv7B1iRYQo +w3BD/VjanIOpCbr6VtsRM7jeCNt++nW4bBgct7zHhVvTSdL/cvNnsPyYvsUO121oIHZ f9lg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=gF37dLFE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l14si11346641ejz.622.2020.09.22.12.06.18; Tue, 22 Sep 2020 12:06:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=gF37dLFE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726685AbgIVTC6 (ORCPT + 99 others); Tue, 22 Sep 2020 15:02:58 -0400 Received: from mail.kernel.org ([198.145.29.99]:42830 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726573AbgIVTC6 (ORCPT ); Tue, 22 Sep 2020 15:02:58 -0400 Received: from kernel.org (unknown [104.132.0.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 183E22311C; Tue, 22 Sep 2020 19:02:57 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1600801377; bh=kfSHjo9onjvmI6pMBNdhR3lxeQF9LkBIVqUdjFkkZOU=; h=In-Reply-To:References:Subject:From:Cc:To:Date:From; b=gF37dLFEuJkiXyqf/Z5fbwTmkIE1AqH6lHhce6qh8OA+RP1rXD5Jsxb1/X7mVS0y7 Uw7bPGpxiJLr9P1VGDrVpaFZUIlL7U9EWpmbMzZGSOC8u5fyugn73OhdkO5IImpdaK rNvZOAsShkNXns+J1R6KFVsQcqirfkS7yKUwlX1I= Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <20200911153412.21672-4-jonathan@marek.ca> References: <20200911153412.21672-1-jonathan@marek.ca> <20200911153412.21672-4-jonathan@marek.ca> Subject: Re: [PATCH v3 3/7] dt-bindings: clock: combine qcom,sdm845-dispcc and qcom,sc7180-dispcc From: Stephen Boyd Cc: Andy Gross , Bjorn Andersson , Michael Turquette , Rob Herring , Taniya Das , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org To: Jonathan Marek , linux-arm-msm@vger.kernel.org Date: Tue, 22 Sep 2020 12:02:55 -0700 Message-ID: <160080137590.310579.8319855170599098111@swboyd.mtv.corp.google.com> User-Agent: alot/0.9.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Jonathan Marek (2020-09-11 08:34:03) > These two bindings are almost identical, so combine them into one. This > will make it easier to add the sm8150 and sm8250 dispcc bindings. Why not just add the sm8150 and sm8250 to the sc7180 binding? >=20 > Signed-off-by: Jonathan Marek > --- > ...om,sdm845-dispcc.yaml =3D> qcom,dispcc.yaml} | 18 ++-- > .../bindings/clock/qcom,sc7180-dispcc.yaml | 86 ------------------- > 2 files changed, 12 insertions(+), 92 deletions(-) > rename Documentation/devicetree/bindings/clock/{qcom,sdm845-dispcc.yaml = =3D> qcom,dispcc.yaml} (86%) > delete mode 100644 Documentation/devicetree/bindings/clock/qcom,sc7180-d= ispcc.yaml >=20 > diff --git a/Documentation/devicetree/bindings/clock/qcom,sdm845-dispcc.y= aml b/Documentation/devicetree/bindings/clock/qcom,dispcc.yaml > similarity index 86% > rename from Documentation/devicetree/bindings/clock/qcom,sdm845-dispcc.ya= ml > rename to Documentation/devicetree/bindings/clock/qcom,dispcc.yaml > index ead44705333b..7d5b25dfe0b1 100644 > --- a/Documentation/devicetree/bindings/clock/qcom,sdm845-dispcc.yaml > +++ b/Documentation/devicetree/bindings/clock/qcom,dispcc.yaml > @@ -1,32 +1,37 @@ > # SPDX-License-Identifier: GPL-2.0-only > %YAML 1.2 > --- > -$id: http://devicetree.org/schemas/clock/qcom,sdm845-dispcc.yaml# > +$id: http://devicetree.org/schemas/clock/qcom,dispcc.yaml# > $schema: http://devicetree.org/meta-schemas/core.yaml# > =20 > -title: Qualcomm Display Clock & Reset Controller Binding for SDM845 > +title: Qualcomm Display Clock & Reset Controller Binding > =20 > maintainers: > - Taniya Das > =20 > description: | > Qualcomm display clock control module which supports the clocks, reset= s and > - power domains on SDM845. > + power domains on SDM845/SC7180. > =20 > - See also dt-bindings/clock/qcom,dispcc-sdm845.h. > + See also: > + dt-bindings/clock/qcom,dispcc-sdm845.h > + dt-bindings/clock/qcom,dispcc-sc7180.h Sort please. > =20 > properties: > compatible: > - const: qcom,sdm845-dispcc > + enum: > + - qcom,sdm845-dispcc > + - qcom,sc7180-dispcc Sort please. > =20 > # NOTE: sdm845.dtsi existed for quite some time and specified no clock= s. > # The code had to use hardcoded mechanisms to find the input clocks. > # New dts files should have these clocks. > clocks: > + minItems: 8 > items: > - description: Board XO source > - description: GPLL0 source from GCC > - - description: GPLL0 div source from GCC > + - description: GPLL0 div source from GCC (sdm845 only) They're not the same. Why are we combining them? > - description: Byte clock from DSI PHY0 > - description: Pixel clock from DSI PHY0 > - description: Byte clock from DSI PHY1 > @@ -35,6 +40,7 @@ properties: > - description: VCO DIV clock from DP PHY > =20 > clock-names: > + minItems: 8 > items: > - const: bi_tcxo > - const: gcc_disp_gpll0_clk_src