Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp529273pxk; Wed, 23 Sep 2020 09:09:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzgf9andGK9zt6Dp2ShjGImgKYvL59YN/laruPKpIxVPjsapQwPF0qLpL8lw456RtW+hbnZ X-Received: by 2002:a17:906:4bd7:: with SMTP id x23mr405428ejv.92.1600877391412; Wed, 23 Sep 2020 09:09:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600877391; cv=none; d=google.com; s=arc-20160816; b=HfbTcs6pB089y7xz+UczuXaqB/FZQ6zTZDL0/2UXRhz5HjqDM5QhDmCXtua7EP+GEk 54Hs6pu23yKoH3Bf/QuFlfWK5JAuPDhb+hk+NYq2IkuhtfxoM8zRKc7D5hCz5O07Tjni MaWUvBi8BHsLGm/e29daa4btt2BXLRmBUmp2NLZXO9CNGJz2ew8Z04Hk4/7lY80tnUWZ FWYqo0VbfZhB56L7xctpdOZypV1ZccaCIeHueVxCLmyfKwALlw/R1r5nA1Yq59emlew1 ZeDVMzuf7XBveNzAWer2m40V7f/TK9QfdrQixCUSxv6DaaPzrt3pdhA3o1+mPA+Pb+cF 1eqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=siNpN4JV7cwepJUeButrmGkXwgZ3uItysyqPhO+pNxM=; b=xkZPWsIhHTRNx04bjTyCKQw3wDkr/Ww/sWSBoN9btQqMNb7rROuioVHjP+Qhktzo7H XZskcpod+Nw6Sm/Ey6oazMBSkEJO4hohF2ah2By6C03fUCF69dh+qne/9yNogAnuiwSV fwKHsIjCMFVoIOAkmm2m/QsEzXFxkQExY/pHpy5MyRG3Zn6brI4tgqzHbA9lfQMMtdMq lZO2Gxv4frsdd4LfRklItiCdkve5XMybM9ZoKWdXZDPm2HWd7cq91jHjfqD6/mpiH0tI a612zBQaP5rHIRmP5D7FL54Rs6fJUetuQ8cw8Iz9BDK2YD94A5dsJKKP49IfSrhzY39/ 03zw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marek-ca.20150623.gappssmtp.com header.s=20150623 header.b=NJPaSSQa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f11si151249edq.528.2020.09.23.09.09.22; Wed, 23 Sep 2020 09:09:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marek-ca.20150623.gappssmtp.com header.s=20150623 header.b=NJPaSSQa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726680AbgIWQIQ (ORCPT + 99 others); Wed, 23 Sep 2020 12:08:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48598 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726413AbgIWQIP (ORCPT ); Wed, 23 Sep 2020 12:08:15 -0400 Received: from mail-qv1-xf42.google.com (mail-qv1-xf42.google.com [IPv6:2607:f8b0:4864:20::f42]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0CEAEC0613D4 for ; Wed, 23 Sep 2020 09:08:15 -0700 (PDT) Received: by mail-qv1-xf42.google.com with SMTP id p15so253521qvk.5 for ; Wed, 23 Sep 2020 09:08:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marek-ca.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=siNpN4JV7cwepJUeButrmGkXwgZ3uItysyqPhO+pNxM=; b=NJPaSSQa+aNx3rzKZYPt6wKLEqljgM8OAZ20SKsxQFGWgAFNgiLETr/snBxBXi9EoN UT1pVaiYsoWz1+rqkJj7e3gFBe6xj2CNRXETeC3Vb7z+Q1ADVolv4xuNiW+TN5hkpnB6 wiXn57M6sfC+o5zF+qwJW1GAeQuwc1ja7iFgGQnZS1F9iOJhAJRfbrjk+VMXN8Q0ACSg /knlLFmlFprdevRN9LP/Ooz3UgPVx8jX+c+x49XQvwbxJHu1ucXOVLBxTwnWr8C0yS36 5DTT4eq2xSbpkcx4LpyLcXICVZS2ow51RC2I5JRrMZ0+I0mqFmswqMst+mflUUnvIMgP 7KOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=siNpN4JV7cwepJUeButrmGkXwgZ3uItysyqPhO+pNxM=; b=NJkMfiX0fAUFcCNcLG2t7LP/132os6AX2SKOmp5acF1UjFDzZj7+sHltz0bYyhkB8f 8J0m/6t1yf/6MrKNi2/oI/ntDePi6rOknDjneqxsxCxqA/sfG9eJsfxA3z8rM5OjFWbA BOV5any+FZpSvX7+Br1vcXFfYsP8nMbQutq/qj5z5IC8des4xginkz4glIypbibPwtas hKiU5GZAZcJxLiW4RbIYm/f7UU/vW4ADNv2ViOG7SQ8/rJtzu1gs8cwVu3uo3W39RQEV BTV0UG3DzRbZy6jn7NZOk1fu9I/45gi+SDUVO+UNjc9nW2dmsPTgFUp5fW33NxzSaZD2 Rx9g== X-Gm-Message-State: AOAM531PYTwUNPZLJYm0AztoQzs5/0Z/Hn3MGgCpV3KchU8MMnqDXEYC VPlJElUkWGlzFtPoZ5tti+hUrg== X-Received: by 2002:a0c:f783:: with SMTP id s3mr711401qvn.57.1600877294206; Wed, 23 Sep 2020 09:08:14 -0700 (PDT) Received: from localhost.localdomain ([147.253.86.153]) by smtp.gmail.com with ESMTPSA id 145sm279159qkf.18.2020.09.23.09.08.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Sep 2020 09:08:13 -0700 (PDT) From: Jonathan Marek To: linux-arm-msm@vger.kernel.org Cc: Rob Herring , Andy Gross , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Taniya Das , linux-clk@vger.kernel.org (open list:COMMON CLK FRAMEWORK), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v3 2/5] dt-bindings: clock: add SM8150 QCOM video clock bindings Date: Wed, 23 Sep 2020 12:06:28 -0400 Message-Id: <20200923160635.28370-3-jonathan@marek.ca> X-Mailer: git-send-email 2.26.1 In-Reply-To: <20200923160635.28370-1-jonathan@marek.ca> References: <20200923160635.28370-1-jonathan@marek.ca> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add device tree bindings for video clock controller for SM8150 SoCs. Signed-off-by: Jonathan Marek Reviewed-by: Rob Herring --- .../bindings/clock/qcom,videocc.yaml | 4 ++- .../dt-bindings/clock/qcom,videocc-sm8150.h | 25 +++++++++++++++++++ 2 files changed, 28 insertions(+), 1 deletion(-) create mode 100644 include/dt-bindings/clock/qcom,videocc-sm8150.h diff --git a/Documentation/devicetree/bindings/clock/qcom,videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,videocc.yaml index 874be03c33f5..bb1c1a841b68 100644 --- a/Documentation/devicetree/bindings/clock/qcom,videocc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,videocc.yaml @@ -11,17 +11,19 @@ maintainers: description: | Qualcomm video clock control module which supports the clocks, resets and - power domains on SDM845/SC7180. + power domains on SDM845/SC7180/SM8150. See also: dt-bindings/clock/qcom,videocc-sc7180.h dt-bindings/clock/qcom,videocc-sdm845.h + dt-bindings/clock/qcom,videocc-sm8150.h properties: compatible: enum: - qcom,sc7180-videocc - qcom,sdm845-videocc + - qcom,sm8150-videocc clocks: items: diff --git a/include/dt-bindings/clock/qcom,videocc-sm8150.h b/include/dt-bindings/clock/qcom,videocc-sm8150.h new file mode 100644 index 000000000000..e24ee840cfdb --- /dev/null +++ b/include/dt-bindings/clock/qcom,videocc-sm8150.h @@ -0,0 +1,25 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2017-2020, The Linux Foundation. All rights reserved. + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8150_H +#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8150_H + +/* VIDEO_CC clocks */ +#define VIDEO_CC_IRIS_AHB_CLK 0 +#define VIDEO_CC_IRIS_CLK_SRC 1 +#define VIDEO_CC_MVS0_CORE_CLK 2 +#define VIDEO_CC_MVS1_CORE_CLK 3 +#define VIDEO_CC_MVSC_CORE_CLK 4 +#define VIDEO_CC_PLL0 5 + +/* VIDEO_CC Resets */ +#define VIDEO_CC_MVSC_CORE_CLK_BCR 0 + +/* VIDEO_CC GDSCRs */ +#define VENUS_GDSC 0 +#define VCODEC0_GDSC 1 +#define VCODEC1_GDSC 2 + +#endif -- 2.26.1