Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp529840pxk; Wed, 23 Sep 2020 09:10:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwM8z9Sxlzo3v9VxLLuojcMKE8gDF3yyG4XXwOJ+xgIUUpLJty0pYRyMKlIFNeH9rq0fsTB X-Received: by 2002:a17:906:8687:: with SMTP id g7mr374795ejx.129.1600877431852; Wed, 23 Sep 2020 09:10:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1600877431; cv=none; d=google.com; s=arc-20160816; b=l7NztBBvqiuVd2gj5dtQG70PTtsfu/3tNGYoGAqb5lkrHs3LkdxVxz7dBBSFo3DsT/ yTQiHB0cWBQvB5AhwCFxvywqYpy2EJdWKo8yHoXEhecbIDtjayUqSYW1bDo4SUgnmwYp +lqYhaWammJE/VlW/uTc2mfX6vQgkOtg+4QHr3qaigL1oDnzKeNvopRIvORfoxy8V3eN muH99y2Woj46tqKtb3NzpBHTAEtxP6FRbElOQ8xRA9OrYkISwu+bJbXZKsnIkfWRMfRt Za7QrOEL6NEs73Aa1TgHsdT+soaJJ/fuIRo4BARWORMaEQwgguBAdg9tE/fsH1Yy9eqj RPFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=PBSiG7ruCWqF/AnvxWCWflqPnOSBDvyOBd/TuCScP+8=; b=wUA5jpJqkWXaTTL0G5dtmRtQoNPm1XkRkhHvv+Agtsc4m9TyZY2ed3Xc1MT+uVkfNM +FlQztNk9IxMnHlCQCgFcN9hN3rTL2kTmj3izS7uAePCQlvqTE+FN7So8Ycd9ykkR0XW h+kAUfrOM0QBMlFNGcvJB7LCTsc/YTd/mO1126PUeMihuxUn6Eg6qMlfkv/iJIstzLKV X7HUHryRQ0ThQmZFzdg7GA4J569xhnJjozTMKwEx6v9z85Qr9Fz/jOOjJ4DBmcNx5+yD YTNJGIOgTe4hS6+YmSsXwiBG7cFzhNRfLn5xjcgAC+X1zA1Gzbr0UCFJCBxJacsa7VrX 10/A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marek-ca.20150623.gappssmtp.com header.s=20150623 header.b=dWs3AgfC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z1si182211edx.584.2020.09.23.09.09.57; Wed, 23 Sep 2020 09:10:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marek-ca.20150623.gappssmtp.com header.s=20150623 header.b=dWs3AgfC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726827AbgIWQIW (ORCPT + 99 others); Wed, 23 Sep 2020 12:08:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48614 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726803AbgIWQIR (ORCPT ); Wed, 23 Sep 2020 12:08:17 -0400 Received: from mail-qk1-x743.google.com (mail-qk1-x743.google.com [IPv6:2607:f8b0:4864:20::743]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 58EF5C0613CE for ; Wed, 23 Sep 2020 09:08:17 -0700 (PDT) Received: by mail-qk1-x743.google.com with SMTP id t138so232828qka.0 for ; Wed, 23 Sep 2020 09:08:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marek-ca.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=PBSiG7ruCWqF/AnvxWCWflqPnOSBDvyOBd/TuCScP+8=; b=dWs3AgfCfQi0b7NxAbznlPRYQAXy+ceSERbZTtoEMa61kW+6k894zsUGPmydYB7WXD b7V2r7m/uvD7lPD9xgCgsYzhEgiGI+TUEFQaBmchmtk6pZh21hd+9bahyniGhCydmi1q g2JRYUBtLq+G83nHerCYqT3nfP194le9oMeeESFQJCmPI+/F88EAwlvrLu3iU9wS+f4I WDCiZyOwS2vWt/tuOJRd8vCj76pX449gssi8bKLl91TuAhpyo5hXtgLKeJxodtvCJo+v 1IGVq+LNEW952+t0KRkvrag+oaMWWK9NdHzRyFOUhF2ljJGZNePatAwepxRLciMUKXau kE9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=PBSiG7ruCWqF/AnvxWCWflqPnOSBDvyOBd/TuCScP+8=; b=RUjHBKgX6pIJ5fmoxtJyZ/saRxbuXT+/qWMndm7S/qAQnnp1Dq/NOxOkEGTF11/yCm fYnWnWzTvgDYdA+8ujV7z/YVoP6hQMKQSQQGa9Ei04uFKEbTagfPTmhYtxMwN9jGi+M7 gALk/A4PpLS6PIB2Nek0Rlrkd4K/h1R1OwaeGinJ3onp86uSbNwnN7unGCnFGLVg6iOX Q+zB+rM9/DFXRFHOpRxzhd5PaHJGpAdR5/+PbeX2MmYt2NyXgpbAOLBBns5S0EdTIxEo 67d0rc2W1M+X/Qr6FQOJriSfAtoXUP9iCqc3J0KCeOEbpELc8wLlN/UY9d+87SJXLkzh qfHw== X-Gm-Message-State: AOAM530pF0Oi2UYiSH/OzJHbJ/99P3blBHUZRzdgc5l8c13rAyE2jeM/ mTYaAU29y64KnJoRGAIWKKZWWQ== X-Received: by 2002:ae9:de85:: with SMTP id s127mr555980qkf.59.1600877296552; Wed, 23 Sep 2020 09:08:16 -0700 (PDT) Received: from localhost.localdomain ([147.253.86.153]) by smtp.gmail.com with ESMTPSA id 145sm279159qkf.18.2020.09.23.09.08.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Sep 2020 09:08:16 -0700 (PDT) From: Jonathan Marek To: linux-arm-msm@vger.kernel.org Cc: Rob Herring , Andy Gross , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Taniya Das , linux-clk@vger.kernel.org (open list:COMMON CLK FRAMEWORK), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v3 3/5] dt-bindings: clock: add SM8250 QCOM video clock bindings Date: Wed, 23 Sep 2020 12:06:29 -0400 Message-Id: <20200923160635.28370-4-jonathan@marek.ca> X-Mailer: git-send-email 2.26.1 In-Reply-To: <20200923160635.28370-1-jonathan@marek.ca> References: <20200923160635.28370-1-jonathan@marek.ca> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add device tree bindings for video clock controller for SM8250 SoCs. Signed-off-by: Jonathan Marek Reviewed-by: Rob Herring --- .../bindings/clock/qcom,videocc.yaml | 4 ++- .../dt-bindings/clock/qcom,videocc-sm8250.h | 34 +++++++++++++++++++ 2 files changed, 37 insertions(+), 1 deletion(-) create mode 100644 include/dt-bindings/clock/qcom,videocc-sm8250.h diff --git a/Documentation/devicetree/bindings/clock/qcom,videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,videocc.yaml index bb1c1a841b68..567202942b88 100644 --- a/Documentation/devicetree/bindings/clock/qcom,videocc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,videocc.yaml @@ -11,12 +11,13 @@ maintainers: description: | Qualcomm video clock control module which supports the clocks, resets and - power domains on SDM845/SC7180/SM8150. + power domains on SDM845/SC7180/SM8150/SM8250. See also: dt-bindings/clock/qcom,videocc-sc7180.h dt-bindings/clock/qcom,videocc-sdm845.h dt-bindings/clock/qcom,videocc-sm8150.h + dt-bindings/clock/qcom,videocc-sm8250.h properties: compatible: @@ -24,6 +25,7 @@ properties: - qcom,sc7180-videocc - qcom,sdm845-videocc - qcom,sm8150-videocc + - qcom,sm8250-videocc clocks: items: diff --git a/include/dt-bindings/clock/qcom,videocc-sm8250.h b/include/dt-bindings/clock/qcom,videocc-sm8250.h new file mode 100644 index 000000000000..2b2b3867af25 --- /dev/null +++ b/include/dt-bindings/clock/qcom,videocc-sm8250.h @@ -0,0 +1,34 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved. + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8250_H +#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8250_H + +/* VIDEO_CC clocks */ +#define VIDEO_CC_MVS0_CLK_SRC 0 +#define VIDEO_CC_MVS0C_CLK 1 +#define VIDEO_CC_MVS0C_DIV2_DIV_CLK_SRC 2 +#define VIDEO_CC_MVS1_CLK_SRC 3 +#define VIDEO_CC_MVS1_DIV2_CLK 4 +#define VIDEO_CC_MVS1C_CLK 5 +#define VIDEO_CC_MVS1C_DIV2_DIV_CLK_SRC 6 +#define VIDEO_CC_PLL0 7 +#define VIDEO_CC_PLL1 8 + +/* VIDEO_CC resets */ +#define VIDEO_CC_CVP_INTERFACE_BCR 0 +#define VIDEO_CC_CVP_MVS0_BCR 1 +#define VIDEO_CC_MVS0C_CLK_ARES 2 +#define VIDEO_CC_CVP_MVS0C_BCR 3 +#define VIDEO_CC_CVP_MVS1_BCR 4 +#define VIDEO_CC_MVS1C_CLK_ARES 5 +#define VIDEO_CC_CVP_MVS1C_BCR 6 + +#define MVS0C_GDSC 0 +#define MVS1C_GDSC 1 +#define MVS0_GDSC 2 +#define MVS1_GDSC 3 + +#endif -- 2.26.1