Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp1383009pxk; Fri, 25 Sep 2020 13:18:20 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyG+LJcOqMiGD2bxheoHib3LKBSTwCyx6Fl9CD/SJ/WboJwpeMFeqcOceSmRJY2mIU0ax3V X-Received: by 2002:a05:6402:228c:: with SMTP id cw12mr3350086edb.174.1601065100547; Fri, 25 Sep 2020 13:18:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601065100; cv=none; d=google.com; s=arc-20160816; b=tsrz9ZkqTjS52vqjK/IdZcZ6Y1hjr4c7anGncnD5VH/UbNQnJ4+DrxPdvL8fpgZf03 Z4uclioBD7OG0caPzuXJc1LOMgA8/auGwxF6OAGlDRsIa32vlaKEqmCybh7U+c4UWFzG 1afbQM7jO06pFSr5NphHqlYsM4Sp2oGWkw+sOo7XqP+krLB3lE3mtDV0DcOVFGcUUCTy 5vXz2/48ugqKXx2shPfAXDzF2uXIQxC2KmlEsp76+5lasoKRRNhUTASOVoKEH+1KjDxz cFH9MGH2yhnziDSuUmjQyphJO//KiGDNFrTDn6ILNFpcHaJM8JlJPoxth5pcOevyUVe1 mmXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :message-id:subject:cc:to:from:date:dkim-signature; bh=NT0WROLbdnq6GVeR6tUeFiGXwMrLItCgEEpebgcQzfw=; b=1GRPtVYvrjEnxQM1LZv0e0jNSARPpjuNvxWcD9MAbVdzXtkBK6my1Vxz6aIfFi7ycR lhyew6D3s6o+Gn9R/y0yXgXbx2Pqa/8sypKNMbhRF5uFBuq4po19HZWGnxvr+yLhJ0Oy OihCF2C5SEZ5kKloaHlu0TBq8I3Gd7F8mttqneQ4/U3bQD15xp58llc7439MnG00hhnT XuuqCjZcbo8CPV4J4r9pn7NBrLhZiXZuT45QkAuNcfG0MA/d3RrOce0zaHosa9Oq3Cqw i9S8vwjnTdJjda+QwUNGkmrHwDpG7JhZoGp/ecT2hr2Td3DazDs22EVy9C+2RNOwLgLc WsUw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=jSPYG+0H; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n11si2671212edr.118.2020.09.25.13.17.57; Fri, 25 Sep 2020 13:18:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=jSPYG+0H; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727355AbgIYUPR (ORCPT + 99 others); Fri, 25 Sep 2020 16:15:17 -0400 Received: from mail.kernel.org ([198.145.29.99]:42380 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727015AbgIYUNQ (ORCPT ); Fri, 25 Sep 2020 16:13:16 -0400 Received: from localhost (52.sub-72-107-123.myvzw.com [72.107.123.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id F07EB23888; Fri, 25 Sep 2020 20:13:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1601064795; bh=IjzVyfjS8H1oilzZr2Jg0pC4Ldhb4f3u1MWNls811bw=; h=Date:From:To:Cc:Subject:In-Reply-To:From; b=jSPYG+0HUgVpO4FHkVKKZy1FCHh5CBazoEXuE1GjTa50XeVvemDHBd+WZYI/G62+i z3R0zIhSqIBqjW4l4j53cfXliVQulS6teKwkzae8Fcb+vpOCxY+UatHmB696SQJUMu 5gV1KIXg2Dtla0s/yhRPPcFsEcAk0X1tldMuQPHM= Date: Fri, 25 Sep 2020 15:13:12 -0500 From: Bjorn Helgaas To: Sean V Kelley Cc: bhelgaas@google.com, Jonathan.Cameron@huawei.com, rafael.j.wysocki@intel.com, ashok.raj@intel.com, tony.luck@intel.com, sathyanarayanan.kuppuswamy@intel.com, qiuxu.zhuo@intel.com, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, Sean V Kelley Subject: Re: [PATCH v6 03/10] PCI/RCEC: Cache RCEC capabilities in pci_init_capabilities() Message-ID: <20200925201312.GA2455652@bjorn-Precision-5520> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200922213859.108826-4-seanvk.dev@oregontracks.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Sep 22, 2020 at 02:38:52PM -0700, Sean V Kelley wrote: > From: Sean V Kelley > > Extend support for Root Complex Event Collectors by decoding and > caching the RCEC Endpoint Association Extended Capabilities when > enumerating. Use that cached information for later error source > reporting. See PCI Express Base Specification, version 5.0-1, > section 7.9.10. > > Suggested-by: Bjorn Helgaas > Co-developed-by: Qiuxu Zhuo > Signed-off-by: Qiuxu Zhuo > Signed-off-by: Sean V Kelley > --- > drivers/pci/pci.h | 18 ++++++++++++++ > drivers/pci/pcie/Makefile | 2 +- > drivers/pci/pcie/rcec.c | 52 +++++++++++++++++++++++++++++++++++++++ > drivers/pci/probe.c | 3 ++- > include/linux/pci.h | 4 +++ > 5 files changed, 77 insertions(+), 2 deletions(-) > create mode 100644 drivers/pci/pcie/rcec.c > > diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h > index fa12f7cbc1a0..83670a6425d8 100644 > --- a/drivers/pci/pci.h > +++ b/drivers/pci/pci.h > @@ -449,6 +449,16 @@ int aer_get_device_error_info(struct pci_dev *dev, struct aer_err_info *info); > void aer_print_error(struct pci_dev *dev, struct aer_err_info *info); > #endif /* CONFIG_PCIEAER */ > > +#ifdef CONFIG_PCIEPORTBUS > +/* Cached RCEC Associated Endpoint Extended Capabilities */ > +struct rcec_ext { > + u8 ver; > + u8 nextbusn; > + u8 lastbusn; > + u32 bitmap; > +}; > +#endif > + > #ifdef CONFIG_PCIE_DPC > void pci_save_dpc_state(struct pci_dev *dev); > void pci_restore_dpc_state(struct pci_dev *dev); > @@ -461,6 +471,14 @@ static inline void pci_restore_dpc_state(struct pci_dev *dev) {} > static inline void pci_dpc_init(struct pci_dev *pdev) {} > #endif > > +#ifdef CONFIG_PCIEPORTBUS > +void pci_rcec_init(struct pci_dev *dev); > +void pci_rcec_exit(struct pci_dev *dev); > +#else > +static inline void pci_rcec_init(struct pci_dev *dev) {} > +static inline void pci_rcec_exit(struct pci_dev *dev) {} > +#endif > + > #ifdef CONFIG_PCI_ATS > /* Address Translation Service */ > void pci_ats_init(struct pci_dev *dev); > diff --git a/drivers/pci/pcie/Makefile b/drivers/pci/pcie/Makefile > index 68da9280ff11..d9697892fa3e 100644 > --- a/drivers/pci/pcie/Makefile > +++ b/drivers/pci/pcie/Makefile > @@ -2,7 +2,7 @@ > # > # Makefile for PCI Express features and port driver > > -pcieportdrv-y := portdrv_core.o portdrv_pci.o err.o > +pcieportdrv-y := portdrv_core.o portdrv_pci.o err.o rcec.o > > obj-$(CONFIG_PCIEPORTBUS) += pcieportdrv.o > > diff --git a/drivers/pci/pcie/rcec.c b/drivers/pci/pcie/rcec.c > new file mode 100644 > index 000000000000..519ae086ff41 > --- /dev/null > +++ b/drivers/pci/pcie/rcec.c > @@ -0,0 +1,52 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Root Complex Event Collector Support > + * > + * Authors: > + * Sean V Kelley > + * Qiuxu Zhuo > + * > + * Copyright (C) 2020 Intel Corp. > + */ > + > +#include > +#include > +#include > +#include > +#include Do we really need all the above? I don't see any errno or bitops here. > +#include "../pci.h" > + > +void pci_rcec_init(struct pci_dev *dev) > +{ > + u32 rcec, hdr, busn; > + > + /* Only for Root Complex Event Collectors */ > + if (pci_pcie_type(dev) != PCI_EXP_TYPE_RC_EC) > + return; > + > + dev->rcec_cap = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_RCEC); > + if (!dev->rcec_cap) > + return; > + > + dev->rcec_ext = kzalloc(sizeof(*dev->rcec_ext), GFP_KERNEL); > + > + rcec = dev->rcec_cap; > + pci_read_config_dword(dev, rcec + PCI_RCEC_RCIEP_BITMAP, &dev->rcec_ext->bitmap); > + > + /* Check whether RCEC BUSN register is present */ > + pci_read_config_dword(dev, rcec, &hdr); > + dev->rcec_ext->ver = PCI_EXT_CAP_VER(hdr); > + if (dev->rcec_ext->ver < PCI_RCEC_BUSN_REG_VER) > + return; > + > + pci_read_config_dword(dev, rcec + PCI_RCEC_BUSN, &busn); > + dev->rcec_ext->nextbusn = PCI_RCEC_BUSN_NEXT(busn); > + dev->rcec_ext->lastbusn = PCI_RCEC_BUSN_LAST(busn); > +} > + > +void pci_rcec_exit(struct pci_dev *dev) > +{ > + kfree(dev->rcec_ext); > + dev->rcec_ext = NULL; > +} > diff --git a/drivers/pci/probe.c b/drivers/pci/probe.c > index 03d37128a24f..16bc651fecb7 100644 > --- a/drivers/pci/probe.c > +++ b/drivers/pci/probe.c > @@ -2201,6 +2201,7 @@ static void pci_configure_device(struct pci_dev *dev) > static void pci_release_capabilities(struct pci_dev *dev) > { > pci_aer_exit(dev); > + pci_rcec_exit(dev); > pci_vpd_release(dev); > pci_iov_release(dev); > pci_free_cap_save_buffers(dev); > @@ -2400,7 +2401,7 @@ static void pci_init_capabilities(struct pci_dev *dev) > pci_ptm_init(dev); /* Precision Time Measurement */ > pci_aer_init(dev); /* Advanced Error Reporting */ > pci_dpc_init(dev); /* Downstream Port Containment */ > - > + pci_rcec_init(dev); /* Root Complex Event Collector */ > pcie_report_downtraining(dev); > > if (pci_probe_reset_function(dev) == 0) > diff --git a/include/linux/pci.h b/include/linux/pci.h > index 835530605c0d..5c5c4eb642b6 100644 > --- a/include/linux/pci.h > +++ b/include/linux/pci.h > @@ -326,6 +326,10 @@ struct pci_dev { > #ifdef CONFIG_PCIEAER > u16 aer_cap; /* AER capability offset */ > struct aer_stats *aer_stats; /* AER stats for this device */ > +#endif > +#ifdef CONFIG_PCIEPORTBUS > + u16 rcec_cap; /* RCEC capability offset */ Looking through the whole series, I think rcec_cap is used (a) in pci_rcec_init(), where we actually read the RCEC EA capability, and (b) in walk_rcec() and pcie_link_rcec(), where we only use it to test whether the device has an RCEC EA capability. Couldn't we accomplish (b) just by testing "dev->rcec_ext"? Then we wouldn't need to save rcec_cap at all. > + struct rcec_ext *rcec_ext; /* RCEC cached assoc. endpoint extended capabilities */ Maybe "rcec_ea"? The important part is that this is the Endpoint Association information. The fact that it happens to be an "extended" capability isn't very interesting. > #endif > u8 pcie_cap; /* PCIe capability offset */ > u8 msi_cap; /* MSI capability offset */ > -- > 2.28.0 >