Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp2796491pxk; Sun, 27 Sep 2020 23:17:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyZLeSIlBdSdtkz+UeeGH0Z2Sr6YZ3Ngp5U5hueACZYaUtPbc5GPT0FXjqWMH0mUvuAL9SS X-Received: by 2002:a17:906:fcc7:: with SMTP id qx7mr192246ejb.254.1601273870001; Sun, 27 Sep 2020 23:17:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601273869; cv=none; d=google.com; s=arc-20160816; b=SADtY4m1Vh0DsgQ7tS00TEvTYkuPiKhQ47TfVDfaUi0fbFWrFADdu1wnQkKZ5FAEtc ALSamkquqAbj5j5m+qQdpkUNopK39U2sBRLGuGvWYMaxCBI752CUyRSf16+JEka8tJEn c0QaWrFgDMro8i2IA/r7WNWvXHSRdF5ljM7yccXaqObBriKfjq4/CaaO7AGvipQHHBVB sX4NPP0616zdNMF7wDUkVig5d0/OxWWb3yJwHsKzPgRY085QmdkTJbchW0vop/bVzCsA Eo38Z4HFFkZGzx0pD739vrUbs8+vUMAEPbPlN2ZEGESvimvEy6nIcCGQPlw2OKxFUhKq 0dng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:references:in-reply-to :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=2jkQ2Q7aWxpekk/IaU14YMxstIpoqBUBilmdoChdQXM=; b=pcec5SK5/A+RjPIyMCJRWkW08CF3lb9n/Sf8UggpaT85ooG1dm68fgH4AkD8Mn39Yn nbgl3py9Sl6rAN3Y7ccn41ZuMFnp18N0iS6YrIp35K9BHOFl4Ii/4qNNWvd8Q4Wr+UoU V5rZyNWhVyZ6bhNRKa4Sgd5FQ1IyYWoeu7Wsm7ecF/TJIq0GtHVpE7Q7+zfhFfbjOo4R W/X1FPkaLXtn2ixEImD4G6hyHlT9ARQkBHlIrsuYfisYjM4jGKN3t3SCqtnR9uVtbFhV CHiN7U1/4SVafRNpHj3cCk3WuOQEiJjZfNMWnj4rCQDFKBiAJsuwIRYGNOf9XRTtSjSA eAFw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ay26si6944212edb.269.2020.09.27.23.17.27; Sun, 27 Sep 2020 23:17:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726478AbgI1GQc (ORCPT + 99 others); Mon, 28 Sep 2020 02:16:32 -0400 Received: from mga07.intel.com ([134.134.136.100]:44581 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725294AbgI1GQc (ORCPT ); Mon, 28 Sep 2020 02:16:32 -0400 IronPort-SDR: LYyC1g5KUsX779YxSouGp9fE41i2tEIjxD1A+/DDU9XfVcypPwkdBQIjsAB/uqe8DpjS6MjPjn zOgpA1A8DsfA== X-IronPort-AV: E=McAfee;i="6000,8403,9757"; a="226095483" X-IronPort-AV: E=Sophos;i="5.77,312,1596524400"; d="scan'208";a="226095483" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Sep 2020 23:16:31 -0700 IronPort-SDR: Rx20PZFH48rJveXPiKci9Q6J95MGFDH8Gb9lAXtZ+JFtsvGAfBxQp1u7SEx6aLD4tWSS26tVZo +eX/ctamCiig== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.77,312,1596524400"; d="scan'208";a="293779574" Received: from sgsxdev001.isng.intel.com (HELO localhost) ([10.226.88.11]) by fmsmga008.fm.intel.com with ESMTP; 27 Sep 2020 23:16:27 -0700 From: Rahul Tanwar To: u.kleine-koenig@pengutronix.de, linux-pwm@vger.kernel.org, lee.jones@linaro.org Cc: thierry.reding@gmail.com, p.zabel@pengutronix.de, robh+dt@kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, andriy.shevchenko@intel.com, songjun.Wu@intel.com, cheol.yong.kim@intel.com, qi-ming.wu@intel.com, rahul.tanwar.linux@gmail.com, rtanwar@maxlinear.com, Rahul Tanwar Subject: [PATCH v14 1/2] Add DT bindings YAML schema for PWM fan controller of LGM SoC Date: Mon, 28 Sep 2020 14:15:57 +0800 Message-Id: X-Mailer: git-send-email 2.11.0 In-Reply-To: References: In-Reply-To: References: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Intel's LGM(Lightning Mountain) SoC contains a PWM fan controller which is only used to control the fan attached to the system. This PWM controller does not have any other consumer other than fan. Add DT bindings documentation for this PWM fan controller. Signed-off-by: Rahul Tanwar Reviewed-by: Rob Herring --- .../devicetree/bindings/pwm/intel,lgm-pwm.yaml | 44 ++++++++++++++++++++++ 1 file changed, 44 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/intel,lgm-pwm.yaml diff --git a/Documentation/devicetree/bindings/pwm/intel,lgm-pwm.yaml b/Documentation/devicetree/bindings/pwm/intel,lgm-pwm.yaml new file mode 100644 index 000000000000..11a606536169 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/intel,lgm-pwm.yaml @@ -0,0 +1,44 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/intel,lgm-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: LGM SoC PWM fan controller + +maintainers: + - Rahul Tanwar + +properties: + compatible: + const: intel,lgm-pwm + + reg: + maxItems: 1 + + "#pwm-cells": + const: 2 + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - resets + +additionalProperties: false + +examples: + - | + pwm: pwm@e0d00000 { + compatible = "intel,lgm-pwm"; + reg = <0xe0d00000 0x30>; + #pwm-cells = <2>; + clocks = <&cgu0 126>; + resets = <&rcu0 0x30 21>; + }; -- 2.11.0