Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp3060472pxk; Mon, 28 Sep 2020 07:27:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwtywS2lGF6q8onNUO3wqPm29bi7MEtHg4M8VRf2kZF2Bq5Elc3Qh6CL6WIsGrkiLsOlXAa X-Received: by 2002:a17:906:7d0d:: with SMTP id u13mr2045126ejo.448.1601303243090; Mon, 28 Sep 2020 07:27:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601303243; cv=none; d=google.com; s=arc-20160816; b=prBvw2wTkUVPBV7NRW1DAkuPycGGeqpj0//M1pwTYTvUl30xIxixJNcorTpLnRwupD lxwz/KQxIWvz9/qXtCl3R9z5uX3lWv2AvwQ2bx7BpAD0GmbWsfF2cvvnElG/hFbh3c/F uuUzk9PjUFk81AGK+ZNY0NP2dTMN/W933VQCariMkWOxXTeLS3YaKBeI2oswXJ3Ji8iQ gWXyk5HrMEbZAmYzi1/Ue8nMGhUwgJFJB59RdyIx0xwijqPprDkDBjHKrHEuexzCQZWn R3S5Pe5Jau4AvW439E44U6Nw+aF7RGOXPBYGaORqK7N/tzPPTDJAde8q4csEWhwwsY0u 4oUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=DyyW3eCNyb/hRBBXnCLbBZYJcw+B6dPmSlw7tHr7Htc=; b=EV71Kknh/DhPaKsw2fWB0lJFCu+dpt2Jm61DRhT2f/NvYbh9nVgfy8/VYt4n0PCF5e ExirZTUdwuuh8O6E9QNcC0/ZIabKYiogIStjZc/lcixdx4Br4pJA58ka9N1FO7Mp+fBW TiF6xYwZW4odPdLFRJO4neBIiw+6gMeefYA6Uiz/sCdwvXaQjSKRhKNGeD0N20owpbO2 Fw4i47v/6rmljtYGpGqOfSb/orAUmp+WxtsgNpv5jlzilpIMoIdx+gpkmSiNXPUL6aT6 AkHuvjyvUNU4kj48qdKticqx/43N3lVN6id+JaTMWWCkDjMuJjrnxNyVtxco4SBfsd/b 3p7g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s13si758254edj.323.2020.09.28.07.26.58; Mon, 28 Sep 2020 07:27:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726477AbgI1O0B convert rfc822-to-8bit (ORCPT + 99 others); Mon, 28 Sep 2020 10:26:01 -0400 Received: from relay11.mail.gandi.net ([217.70.178.231]:47261 "EHLO relay11.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726348AbgI1O0B (ORCPT ); Mon, 28 Sep 2020 10:26:01 -0400 X-Greylist: delayed 577 seconds by postgrey-1.27 at vger.kernel.org; Mon, 28 Sep 2020 10:26:00 EDT Received: from xps13 (unknown [91.224.148.103]) (Authenticated sender: miquel.raynal@bootlin.com) by relay11.mail.gandi.net (Postfix) with ESMTPSA id B25BF100005; Mon, 28 Sep 2020 14:25:51 +0000 (UTC) Date: Mon, 28 Sep 2020 16:25:50 +0200 From: Miquel Raynal To: "Ramuthevar,Vadivel MuruganX" Cc: linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, richard@nod.at, vigneshr@ti.com, boris.brezillon@collabora.com, christophe.kerello@st.com, piotrs@cadence.com, robert.jarzmik@free.fr, brendanhiggins@google.com, devicetree@vger.kernel.org, tglx@linutronix.de, hauke.mehrtens@intel.com, robh+dt@kernel.org, linux-mips@vger.kernel.org, arnd@arndb.de, andriy.shevchenko@intel.com, cheol.yong.kim@intel.com, qi-ming.wu@intel.com Subject: Re: [PATCH v14 0/2] mtd: rawnand: Add NAND controller support on Intel LGM SoC Message-ID: <20200928162550.30bbce71@xps13> In-Reply-To: <20200924084842.41741-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20200924084842.41741-1-vadivel.muruganx.ramuthevar@linux.intel.com> Organization: Bootlin X-Mailer: Claws Mail 3.17.4 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello, "Ramuthevar,Vadivel MuruganX" wrote on Thu, 24 Sep 2020 16:48:40 +0800: > This patch adds the new IP of Nand Flash Controller(NFC) support > on Intel's Lightning Mountain(LGM) SoC. > > DMA is used for burst data transfer operation, also DMA HW supports > aligned 32bit memory address and aligned data access by default. > DMA burst of 8 supported. Data register used to support the read/write > operation from/to device. > > NAND controller also supports in-built HW ECC engine. > > NAND controller driver implements ->exec_op() to replace legacy hooks, > these specific call-back method to execute NAND operations. > > Thanks Miquel, Boris, Andy, Arnd and Rob for the review comments and suggestions. > --- > v14: > - Address Andy's review comments > - align the headers and revome Duplicates > - replcace numerical const values by HZ_PER_MHZ and USEC_PER_SEC > defined macros > - add dev_err_probe() api instead of legacy err check > - add get_unaligned_le32() api instead of manual endiness > - remove redudent check > - split the lines logically in between and add require spaces > v13: > - Address Miquel Raynal review comments > - update the return type with variable 'ret' > - handle err check statement properly > - change the naming convention aligned with recently changed the naming > around the data interface > data structure and function names > - replace by div 8 instead of <<4 in ecc calculation better code readability > - handle check_only properly like existing drivers I am sorry but there are two to three comments which you did not address or addressed partially while not so impacting on the logic, can you please review and address them all? (please note that I checked the patch adding the driver before telling you that). Thanks, Miquèl