Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp3803169pxk; Tue, 29 Sep 2020 06:43:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzit/gT7IzlKitfl8R734V+jjUNdXZbSlhguLTGv6h7QFCmdXbLEektCPEMm4Lnw0fWuxHs X-Received: by 2002:a50:ee10:: with SMTP id g16mr3527563eds.258.1601387016783; Tue, 29 Sep 2020 06:43:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601387016; cv=none; d=google.com; s=arc-20160816; b=m/tMwf8IA72L5V4jVQ3RC3/FrcOAuA4GyI50E/QIVWTaaxxYK45ITkuwKNegCo6lM0 MpzEULsmWmeaIy4N5/ngJ/wHMUhB7H5iaBdfk099EguyE6Sv3srrSfGHpFEQyvkr6hAR RUV0IoZswJ0BF5eRV16nGeejQdiNqu/i+2lFuoRk8CiF25CQvxyCw6vbEqAwsHop7kxG hO103fANVjmY8uZRzw84iP0oVr2YK8IjfK4vskqIp8pM8jwUIHbq/qrGAcJ/MoAfAEBp woAHyMy0D3i+F3Gh6Esj+36XjYTTvneN6TF7k8iObw+00o9l/5DvAiLXMIUZai7kjepo 0Q3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=xY18na4GovIke1vjrA11NfaSmLUMEt3XsnVk4ALrIw4=; b=uScDVstr7AXuwoqNjatVMsnoB7hxC6JreBlDutdPt5hSVAPKOFkYyijXV+DuzLA/wM yCkrwPnyqdRj1umqNKOsfOSUE857COaOVcLYo74fv3iZUHKw/I643SMaMoaC/DPb6hCP /y548vi8fqWthAkYsqfu3IqnM7UJativ0F3D3RF2O/ZAU9Osk/njuzVJmORTLXt/WD1e tI329+ZZQUZdcq4jRiqcNJu0KkbH0xRbamPTYIy9S2lMp4YW0uXaPbZf15wPZMGF+DT7 LyaPRpWr+dx/EFnlun8K3WW27OG1zSI2s/xS6qwDTh+X5RFwC6O1BftT2pc7PwgUvJc7 idLw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=sfSVXlQw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m23si2632680ejo.333.2020.09.29.06.43.13; Tue, 29 Sep 2020 06:43:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=sfSVXlQw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730734AbgI2NlZ (ORCPT + 99 others); Tue, 29 Sep 2020 09:41:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57658 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730635AbgI2NlE (ORCPT ); Tue, 29 Sep 2020 09:41:04 -0400 Received: from mail-wr1-x444.google.com (mail-wr1-x444.google.com [IPv6:2a00:1450:4864:20::444]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 372B4C0613D1 for ; Tue, 29 Sep 2020 06:41:03 -0700 (PDT) Received: by mail-wr1-x444.google.com with SMTP id j2so5450410wrx.7 for ; Tue, 29 Sep 2020 06:41:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=xY18na4GovIke1vjrA11NfaSmLUMEt3XsnVk4ALrIw4=; b=sfSVXlQw2Xbtxvzn+W5Cqa1zXyjXUiOsPHSHklbu/7GeMplfTg2lpbZKdh3UirSQMi p26CrdUEQg+hSJXrJHoYwmGffw9SsfqurxLaneVj1GxivNSgKYdzPVKoLNv+FfUDQPBx ply84cPRq2qPJLZ848gBwavsLvTQdHbFclmSooQdgDDiu2nfxosbzCrH7iqgYXNHo3fH lwAd4+A6T+HGjB3/vKfU2hK72A/zNrSrtFZSsI1DnM8b0vXOlpDbG7TSmENQJaSsxeKK c2ROlKDNsjCce6JAyhesmdf83JEQWlKmCt4ADCEnGpi30k+EVd3YkZl90eIrHnwiC0jH GRfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=xY18na4GovIke1vjrA11NfaSmLUMEt3XsnVk4ALrIw4=; b=mu/Sia0Senv0VxgxeVfPcVGs3owu2askTbZDsOiA73aWs4dCdgYxGMzW3TnkQwiYGU woHE0U8GJB2UIup0fFobwQfs+PpVmCRSQUgDz86PfaSRJlm+AfiFbsTcVuik6alwhNGV QeOjvcZWkWP83DMu5TnF0uoeCBPp5VE8Y8YSBjrOtYJtHhTR5KrYRrH9iC+fF0OnCzRe b2CRFbauwzNfRUEg2pHAyX8ssndeRdHYaynPMq3aSyPDLUd7It2VNIjRXLsPOJg5Hvss 0Qnt/KUfk+vPD7vfEnsDWXhuAW7XDyGUagxiSpdSp3DE7rH8b2owpkcMCFiqJiaTmmGx VM2g== X-Gm-Message-State: AOAM533je3mDXLZORhGC/WRM9alumJfQFA5pb3EfzTDJqjvfea1YkfPX 5Eh4C4m5NznCNmfZdq0qFSTB9A== X-Received: by 2002:a5d:50c3:: with SMTP id f3mr4346230wrt.125.1601386861856; Tue, 29 Sep 2020 06:41:01 -0700 (PDT) Received: from hackbox2.linaro.org ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id q15sm5955314wrr.8.2020.09.29.06.41.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 29 Sep 2020 06:41:01 -0700 (PDT) From: Leo Yan To: Arnaldo Carvalho de Melo , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Wei Li , James Clark , Andre Przywara , Dave Martin , linux-kernel@vger.kernel.org, Al Grant Cc: Leo Yan Subject: [PATCH v2 12/14] perf arm-spe: Add more sub classes for operation packet Date: Tue, 29 Sep 2020 14:39:15 +0100 Message-Id: <20200929133917.9224-13-leo.yan@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200929133917.9224-1-leo.yan@linaro.org> References: <20200929133917.9224-1-leo.yan@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org For the operation type packet payload with load/store class, it misses to support these sub classes: - A load/store targeting the general-purpose registers; - A load/store targeting unspecified registers; - The ARMv8.4 nested virtualisation extension can redirect system register accesses to a memory page controlled by the hypervisor. The SPE profiling feature in newer implementations can tag those memory accesses accordingly. Add the bit pattern describing load/store sub classes, so that the perf tool can decode it properly. Inspired by Andre Przywara, refined the commit log and code for more clear description. Co-developed-by: Andre Przywara Signed-off-by: Leo Yan --- .../util/arm-spe-decoder/arm-spe-pkt-decoder.c | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c index a848c784f4cf..57a2d5494838 100644 --- a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c +++ b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c @@ -378,6 +378,21 @@ int arm_spe_pkt_desc(const struct arm_spe_pkt *packet, char *buf, ret = arm_spe_pkt_snprintf(&buf, &blen, " SIMD-FP"); if (ret < 0) return ret; + } else if ((payload & SPE_OP_PKT_LDST_SUBCLASS_MASK) == + SPE_OP_PKT_LDST_SUBCLASS_GP_REG) { + ret = arm_spe_pkt_snprintf(&buf, &blen, " GP-REG"); + if (ret < 0) + return ret; + } else if ((payload & SPE_OP_PKT_LDST_SUBCLASS_MASK) == + SPE_OP_PKT_LDST_SUBCLASS_UNSPEC_REG) { + ret = arm_spe_pkt_snprintf(&buf, &blen, " UNSPEC-REG"); + if (ret < 0) + return ret; + } else if ((payload & SPE_OP_PKT_LDST_SUBCLASS_MASK) == + SPE_OP_PKT_LDST_SUBCLASS_NV_SYSREG) { + ret = arm_spe_pkt_snprintf(&buf, &blen, " NV-SYSREG"); + if (ret < 0) + return ret; } return buf_len - blen; -- 2.20.1