Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp3830728pxk; Tue, 29 Sep 2020 07:20:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyxLQkhaMeYwl2DMII6uFgEFPJ7UR+1w3EpOEkFxYQwQVVl+FIkmXcMOy7pBLdz5sJbLjGZ X-Received: by 2002:a05:6402:22b4:: with SMTP id cx20mr3438922edb.372.1601389222735; Tue, 29 Sep 2020 07:20:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601389222; cv=none; d=google.com; s=arc-20160816; b=vFwSoNvAOv8r4OU1UP6c94jUpH+HlX81ywuzHZepuOOGDa/YbHfKYxUOlMDR/lN932 /LctZ9HCLRMttwoClKeBNCDToqjdFP5K+LQwTovEcfPj0UDX2O0abyErhVXb4NsVnuzV +uqH0Zbx9uMuHTMasr2jWtNq59JjsbNrYPKuvgj6ye55lJtpv0EtD72ooHTU5BcSN06M gmY4XFBTxeLj11byJVuSFs2sAxEvDy5T2YezgeDaJJRtH28bOCTL0mAjePHBkaUbAU2+ c8m2LWGxg5xCo+Mnv3DNO5j4Th3n32jIdBFwoCh1/7/mhpasbQJYmEZt2dtQPHX9YOtM 0zTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=eC6vBFcx0B8FKp7TtWRxVLZF5tfza8kVadEMd87eRTQ=; b=y3QLZ7vRqWKjwCiKVE/dsWsSKC4H5kWRmNMM4fl0BSplfNIuhLYH+1W/9d0Gef2DiB lAuv6l1umtDA2P3pHQ9csFDs1NyXwg7WoEblMvAdgAM3h8l5So332zFxxAwY1oXtQTkh mJRDK9o6zn5br41E+t9KHh60ZdIomTlZJVFdkefwQG3v9FwRDsT8dJNzapX4AivVCjF1 oh4ko0QgEFit28I3st4nuzUzCy1DlaDYOGNaF/8JrbWfkJrbAyE41kruOqGWB3PoeLWk zMhzaTJVKKYzfu8bBIdtLfSwk1URJVUABENvYRYpAeFZy8N0I4uskq03KIdzCXIf4LtD 2nrQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a15si3053185eju.615.2020.09.29.07.19.57; Tue, 29 Sep 2020 07:20:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731335AbgI2OQF (ORCPT + 99 others); Tue, 29 Sep 2020 10:16:05 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:14777 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1728514AbgI2OPd (ORCPT ); Tue, 29 Sep 2020 10:15:33 -0400 Received: from DGGEMS414-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id 6E1C72BDB9FDB8E4435E; Tue, 29 Sep 2020 22:15:19 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.253) by DGGEMS414-HUB.china.huawei.com (10.3.19.214) with Microsoft SMTP Server id 14.3.487.0; Tue, 29 Sep 2020 22:15:12 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , "Jonathan Cameron" , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei , Libin , Kefeng Wang Subject: [PATCH v5 02/17] dt-bindings: arm: hisilicon: delete the descriptions of HiP05/HiP06 controllers Date: Tue, 29 Sep 2020 22:14:39 +0800 Message-ID: <20200929141454.2312-3-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20200929141454.2312-1-thunder.leizhen@huawei.com> References: <20200929141454.2312-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The compatible strings of Hi6220 SRAM controller, HiP05/HiP06 PCIe-SAS subsystem controller, HiP05/HiP06 PERI subsystem controller and HiP05/HiP06 DSA subsystem controller is in syscon.yaml now. Signed-off-by: Zhen Lei --- .../bindings/arm/hisilicon/hisilicon.txt | 68 ---------------------- 1 file changed, 68 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt b/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt index a97f643e7d1c760..54f423d87a80a6a 100644 --- a/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt +++ b/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt @@ -186,24 +186,6 @@ Example: #clock-cells = <1>; }; - -Hisilicon Hi6220 SRAM controller - -Required properties: -- compatible : "hisilicon,hi6220-sramctrl", "syscon" -- reg : Register address and size - -Hisilicon's SoCs use sram for multiple purpose; on Hi6220 there have several -SRAM banks for power management, modem, security, etc. Further, use "syscon" -managing the common sram which can be shared by multiple modules. - -Example: - /*for Hi6220*/ - sram: sram@fff80000 { - compatible = "hisilicon,hi6220-sramctrl", "syscon"; - reg = <0x0 0xfff80000 0x0 0x12000>; - }; - ----------------------------------------------------------------------- Hisilicon HiP01 system controller @@ -226,56 +208,6 @@ Example: }; ----------------------------------------------------------------------- -Hisilicon HiP05/HiP06 PCIe-SAS sub system controller - -Required properties: -- compatible : "hisilicon,pcie-sas-subctrl", "syscon"; -- reg : Register address and size - -The PCIe-SAS sub system controller is shared by PCIe and SAS controllers in -HiP05 or HiP06 Soc to implement some basic configurations. - -Example: - /* for HiP05 PCIe-SAS sub system */ - pcie_sas: system_controller@b0000000 { - compatible = "hisilicon,pcie-sas-subctrl", "syscon"; - reg = <0xb0000000 0x10000>; - }; - -Hisilicon HiP05/HiP06 PERI sub system controller - -Required properties: -- compatible : "hisilicon,peri-subctrl", "syscon"; -- reg : Register address and size - -The PERI sub system controller is shared by peripheral controllers in -HiP05 or HiP06 Soc to implement some basic configurations. The peripheral -controllers include mdio, ddr, iic, uart, timer and so on. - -Example: - /* for HiP05 sub peri system */ - peri_c_subctrl: syscon@80000000 { - compatible = "hisilicon,peri-subctrl", "syscon"; - reg = <0x0 0x80000000 0x0 0x10000>; - }; - -Hisilicon HiP05/HiP06 DSA sub system controller - -Required properties: -- compatible : "hisilicon,dsa-subctrl", "syscon"; -- reg : Register address and size - -The DSA sub system controller is shared by peripheral controllers in -HiP05 or HiP06 Soc to implement some basic configurations. - -Example: - /* for HiP05 dsa sub system */ - pcie_sas: system_controller@a0000000 { - compatible = "hisilicon,dsa-subctrl", "syscon"; - reg = <0xa0000000 0x10000>; - }; - ------------------------------------------------------------------------ Hisilicon CPU controller Required properties: -- 1.8.3