Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp4253172pxk; Tue, 29 Sep 2020 20:06:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy5FFP4jwalDbiegx88n3C/PxdWR6EpZnEXpQDieDBWb1a4t69180p/T1+Y8G373YpND98B X-Received: by 2002:a17:906:934e:: with SMTP id p14mr700696ejw.348.1601435219131; Tue, 29 Sep 2020 20:06:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601435219; cv=none; d=google.com; s=arc-20160816; b=L461d18d0nfVdItWyuuSsjNmRSlAYsY5D12kjiPj/jBrEyc1N3etTuUHK8QNpA+aB1 K3OkB4o4paufe9dBD+wXTv6aV3l0VotrLqNLgLF2FAel7FjKoO38i54I/lYzHvg+aO7q 6lLU69DuAvmiGiOdX+nYWhTdIfyf84FOhMYIgZRl05GTb0zqH1tMmjF96XWpeJ83OjsC 6cnaldOEwYGP5GLtmV/In3ejthk5u+lSCxRxadVGwZ6iOJCWo8D4WV2byQe/pdSEWXEv nMnSSoUn4uufETQhS9uvZDe+b3b0xKUO+yjlaS2PVAbnCge8NHWK8D09Pcj4/lx8MnUC xc+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to :mime-version:user-agent:date:message-id:from:cc:references:to :subject; bh=6B7Fe1dRo8rBf+0MSIJb+s6p5wURFW13swyqL/JGAKg=; b=OmSthX/sG11TJLJ8MVHbbtrxckClNCoj972woPwM6Ev4HDustTpNs2nzNBFiSUgyS8 Ys04RtucDMvTAkesNJYHY28hm7uLniYneBMO6AUClmXmawyNyaeBt5yVfqxVW115Nd9c rSqxtsh60I07Br/RuexwgP8npnnQJGJTV89SgH8L6C0bBJ9nKhpSMeEsijM8qxghiHMs /ajbDzfwSrVci4CbtEZGHvtVaeFp3GwCv6aGb+XzSniSBXR0Hf6j7y5MxsM3acsRM8DH FyVVrh+l3R5uA8f9R00zHAQRmgrFgzD77yXDtPBFNzDbbMHyAgxF7YJLTbPlDDAEBKEp fGPg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d4si300208ejt.59.2020.09.29.20.06.35; Tue, 29 Sep 2020 20:06:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726924AbgI3DFe (ORCPT + 99 others); Tue, 29 Sep 2020 23:05:34 -0400 Received: from szxga06-in.huawei.com ([45.249.212.32]:51292 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726299AbgI3DFe (ORCPT ); Tue, 29 Sep 2020 23:05:34 -0400 Received: from DGGEMS404-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id 00F94A841AAE7BF3BE1A; Wed, 30 Sep 2020 11:05:29 +0800 (CST) Received: from [10.57.101.250] (10.57.101.250) by DGGEMS404-HUB.china.huawei.com (10.3.19.204) with Microsoft SMTP Server id 14.3.487.0; Wed, 30 Sep 2020 11:05:19 +0800 Subject: Re: [PATCH v5 06/17] ARM: hisi: add support for SD5203 SoC To: Zhen Lei , Rob Herring , Jonathan Cameron , devicetree , linux-arm-kernel , linux-kernel References: <20200929141454.2312-1-thunder.leizhen@huawei.com> <20200929141454.2312-7-thunder.leizhen@huawei.com> CC: Libin , Kefeng Wang From: Wei Xu Message-ID: <5F73F5EE.5090000@hisilicon.com> Date: Wed, 30 Sep 2020 11:05:18 +0800 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:38.0) Gecko/20100101 Thunderbird/38.2.0 MIME-Version: 1.0 In-Reply-To: <20200929141454.2312-7-thunder.leizhen@huawei.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-Originating-IP: [10.57.101.250] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Zhen Lei, On 2020/9/29 22:14, Zhen Lei wrote: > From: Kefeng Wang > > Enable support for the Hisilicon SD5203 SoC. The core is ARM926EJ-S. > > Signed-off-by: Kefeng Wang > Signed-off-by: Zhen Lei Thanks! Applied to the hisilicon arm32 SoC tree. Best Regards, Wei > --- > arch/arm/mach-hisi/Kconfig | 16 ++++++++++++++-- > 1 file changed, 14 insertions(+), 2 deletions(-) > > diff --git a/arch/arm/mach-hisi/Kconfig b/arch/arm/mach-hisi/Kconfig > index 3b010fe7c0e9b48..2e980f834a6aa1b 100644 > --- a/arch/arm/mach-hisi/Kconfig > +++ b/arch/arm/mach-hisi/Kconfig > @@ -1,9 +1,9 @@ > # SPDX-License-Identifier: GPL-2.0-only > config ARCH_HISI > bool "Hisilicon SoC Support" > - depends on ARCH_MULTI_V7 > + depends on ARCH_MULTI_V7 || ARCH_MULTI_V5 > select ARM_AMBA > - select ARM_GIC > + select ARM_GIC if ARCH_MULTI_V7 > select ARM_TIMER_SP804 > select POWER_RESET > select POWER_RESET_HISI > @@ -15,6 +15,7 @@ menu "Hisilicon platform type" > > config ARCH_HI3xxx > bool "Hisilicon Hi36xx family" > + depends on ARCH_MULTI_V7 > select CACHE_L2X0 > select HAVE_ARM_SCU if SMP > select HAVE_ARM_TWD if SMP > @@ -25,6 +26,7 @@ config ARCH_HI3xxx > > config ARCH_HIP01 > bool "Hisilicon HIP01 family" > + depends on ARCH_MULTI_V7 > select HAVE_ARM_SCU if SMP > select HAVE_ARM_TWD if SMP > select ARM_GLOBAL_TIMER > @@ -33,6 +35,7 @@ config ARCH_HIP01 > > config ARCH_HIP04 > bool "Hisilicon HiP04 Cortex A15 family" > + depends on ARCH_MULTI_V7 > select ARM_ERRATA_798181 if SMP > select HAVE_ARM_ARCH_TIMER > select MCPM if SMP > @@ -43,6 +46,7 @@ config ARCH_HIP04 > > config ARCH_HIX5HD2 > bool "Hisilicon X5HD2 family" > + depends on ARCH_MULTI_V7 > select CACHE_L2X0 > select HAVE_ARM_SCU if SMP > select HAVE_ARM_TWD if SMP > @@ -50,6 +54,14 @@ config ARCH_HIX5HD2 > select PINCTRL_SINGLE > help > Support for Hisilicon HIX5HD2 SoC family > + > +config ARCH_SD5203 > + bool "Hisilicon SD5203 family" > + depends on ARCH_MULTI_V5 > + select DW_APB_ICTL > + help > + Support for Hisilicon SD5203 SoC family > + > endmenu > > endif >