Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp251116pxk; Thu, 1 Oct 2020 01:08:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxG3kp2cmt+1uUTDXgLldxSwmBP+GdBznVN/Dk6twG28S3sBDflTS23xZNKznC1vQZqnLAI X-Received: by 2002:a50:fe0a:: with SMTP id f10mr7014652edt.133.1601539689241; Thu, 01 Oct 2020 01:08:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601539689; cv=none; d=google.com; s=arc-20160816; b=XGq7nb3WNbCA6ZxbiZ+PTOhOH0Ug20KoPt6L7+5vJcdEf9M8xGvU+A0tBLVyRfOMm4 62p11z/uyXAmDqgVpAsxAy9uOpnW1V/9pXRz9DaufwbkueXGpg3XjPzBZX/HI169RjGj l1eeX4KLQAnLUhxc6M/eLNdAvbvnyoS2i51b5mHV89r/fAW7Pz8MpU6Ef4wBaXPlHmG5 RiBYIyfBmcNIXW0iT3uVZDxEMvk3Avsf2oOJ9TkeVwsHEES1P3jl5MjltvGBPqKALTu7 IDqV2bsMlBUHj3zD1lbCL7Yei51azBItr/NUjDkoO78xilWLSqQHwqsWFw+6hUrzA7w5 UikA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:ironport-sdr:ironport-sdr; bh=TLeXwj+rzl849yN9nM4aBO8eQtPr3xdM2GEDHV78acY=; b=wHANqyrjTXLjYc48ekFKSq87vDbLmVjRAfjxrCh+qC+wKA9rbEynw8u16+Xb+GDuve /syZsLz6MHDOxs/kXpz/zO/8bCE8GjH26ssg+yfRoGBEjkBAtywi4GCN/GF2+IwW8Fbj 5VLEFtrg7uTOPd2BIiAtBeIHEzgSyMiziivWvJvGaTUOgF7FS86+lKiXLdaZLCHpNgGy RUAZsenBv3e+CeUlBEbZXpJ1JAOxECe3Jm1aDco+zsJukbHi+SJV5QHZQE77G8+HqiOr g8b3G6ALt8LC6v509LwgXjCKyNNky2J6l4EGO/fDr91K6U+H2vB5dW3aCpyQ/2DK4OPx gJOw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h11si2680417ejd.398.2020.10.01.01.07.46; Thu, 01 Oct 2020 01:08:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731484AbgJAIGb (ORCPT + 99 others); Thu, 1 Oct 2020 04:06:31 -0400 Received: from mga12.intel.com ([192.55.52.136]:45574 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725975AbgJAIGa (ORCPT ); Thu, 1 Oct 2020 04:06:30 -0400 IronPort-SDR: E3j0Kr5t+JI6dpnEQBNecWqEZAI6zbwHUc81GYXqabcxJtWJ/7hOJqSnlbdwJK7bz88taoSMA+ HDJpMFd2MblA== X-IronPort-AV: E=McAfee;i="6000,8403,9760"; a="142061961" X-IronPort-AV: E=Sophos;i="5.77,323,1596524400"; d="scan'208";a="142061961" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga006.fm.intel.com ([10.253.24.20]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Oct 2020 01:06:29 -0700 IronPort-SDR: rU4vAgVAA+GjF7rrao01rfJ8NlLrM3JKfYCKzXQQaqsWM/852bf3FX0MYHZIai1eqwlIMMK1bu vKVQjbjQEqkw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.77,323,1596524400"; d="scan'208";a="514610712" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by fmsmga006.fm.intel.com with ESMTP; 01 Oct 2020 01:06:25 -0700 From: "Ramuthevar,Vadivel MuruganX" To: miquel.raynal@bootlin.com, linux-kernel@vger.kernel.org Cc: linux-mtd@lists.infradead.org, richard@nod.at, vigneshr@ti.com, boris.brezillon@collabora.com, christophe.kerello@st.com, piotrs@cadence.com, robert.jarzmik@free.fr, brendanhiggins@google.com, devicetree@vger.kernel.org, tglx@linutronix.de, hauke.mehrtens@intel.com, robh+dt@kernel.org, linux-mips@vger.kernel.org, arnd@arndb.de, andriy.shevchenko@intel.com, cheol.yong.kim@intel.com, qi-ming.wu@intel.com, Ramuthevar Vadivel Murugan Subject: [PATCH v15 1/2] dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC Date: Thu, 1 Oct 2020 16:06:17 +0800 Message-Id: <20201001080618.50994-2-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20201001080618.50994-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20201001080618.50994-1-vadivel.muruganx.ramuthevar@linux.intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ramuthevar Vadivel Murugan Add YAML file for dt-bindings to support NAND Flash Controller on Intel's Lightning Mountain SoC. Signed-off-by: Ramuthevar Vadivel Murugan Reviewed-by: Rob Herring --- .../devicetree/bindings/mtd/intel,lgm-nand.yaml | 99 ++++++++++++++++++++++ 1 file changed, 99 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml diff --git a/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml new file mode 100644 index 000000000000..313daec4d783 --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml @@ -0,0 +1,99 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/intel,lgm-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel LGM SoC NAND Controller Device Tree Bindings + +allOf: + - $ref: "nand-controller.yaml" + +maintainers: + - Ramuthevar Vadivel Murugan + +properties: + compatible: + const: intel,lgm-nand + + reg: + maxItems: 6 + + reg-names: + items: + - const: ebunand + - const: hsnand + - const: nand_cs0 + - const: nand_cs1 + - const: addr_sel0 + - const: addr_sel1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 2 + + dma-names: + items: + - const: tx + - const: rx + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + +patternProperties: + "^nand@[a-f0-9]+$": + type: object + properties: + reg: + minimum: 0 + maximum: 7 + + nand-ecc-mode: true + + nand-ecc-algo: + const: hw + + additionalProperties: false + +required: + - compatible + - reg + - reg-names + - clocks + - dmas + - dma-names + - "#address-cells" + - "#size-cells" + +additionalProperties: false + +examples: + - | + nand-controller@e0f00000 { + compatible = "intel,lgm-nand"; + reg = <0xe0f00000 0x100>, + <0xe1000000 0x300>, + <0xe1400000 0x8000>, + <0xe1c00000 0x1000>, + <0x17400000 0x4>, + <0x17c00000 0x4>; + reg-names = "ebunand", "hsnand", "nand_cs0", "nand_cs1", + "addr_sel0", "addr_sel1"; + clocks = <&cgu0 125>; + dmas = <&dma0 8>, <&dma0 9>; + dma-names = "tx", "rx"; + #address-cells = <1>; + #size-cells = <0>; + + nand@0 { + reg = <0>; + nand-ecc-mode = "hw"; + }; + }; + +... -- 2.11.0