Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp568577pxk; Thu, 1 Oct 2020 09:04:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz5p6QoccpRB3uPeKSbAfoZEFJyxL0VY19PBx5DDjIEGo2r+nlGgj9EKsh/jdEG1Twej5bd X-Received: by 2002:a05:6402:1012:: with SMTP id c18mr8821664edu.77.1601568270831; Thu, 01 Oct 2020 09:04:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601568270; cv=none; d=google.com; s=arc-20160816; b=ngfpDhjieiOOP5YHBjzUsKbOc0P+uwp+xCKKT1vTM+4Imh1LRmp0vL7UFtb3quzsll FGKloXe1GWdIpmBiRbD9Oy6DnexGeVpE4T33qj/FJo/UwTCMvYuX3Tz+w0OcAwxjY2Lx mpQHSkVrQt1o1EaeZnw2Njz4mCuLl3F4UiMRZv0UrPLpDI8Hwp3MQN/LS4O2g7EaRmQE bocApu3IpPkfrsx/0zHzVoUVfTi+Czn5xrldOmMRzA4mDftK+nVCaHSUStutAVYm+zhK q/1ctJS7/e2/pM24yfFhQz6c9FLCnx7SIHpqmRGnnKEGaLG+4HWH2E/2wiaMjK0RJE45 U1Ng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=2+klDcJVTd6UjojgHVQ30rYX+ijMv61AGxgvIrPkMmA=; b=YF64BBRxWmJgJQh46NK/bwFBmpBqJD7iF+//21WDogWyEkn75aVVSR0nXPfYWMxr9n bOFFIdoZv102J7xECZwDp48GC2gbtUQAFSije0Or6aBY7NC9ZGt5YTmK2wirh4OPFtM/ 2dfhcywnhtF9Ix5CtPgYDM/creka+rpmdE/ZQ47VbS5nDzhI3anUlbyFtqayawS1zRIO X2gnLvFpcv8uazJYtESiASJL93GLWIIWr1yyKC3YgGrPqochiRZAd3r5/8RhxdPu918D 3OvsflQAPu1RIxlQAMxTmFczfxegLt/jTVtryxhiZy6wewSkxTCH6OqczuWV7LVSx2Uo pQDA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r28si3885626edi.80.2020.10.01.09.04.03; Thu, 01 Oct 2020 09:04:30 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732825AbgJAQC2 (ORCPT + 99 others); Thu, 1 Oct 2020 12:02:28 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:38680 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732783AbgJAQCN (ORCPT ); Thu, 1 Oct 2020 12:02:13 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: eballetbo) with ESMTPSA id 574DA29D75C From: Enric Balletbo i Serra To: linux-kernel@vger.kernel.org Cc: Collabora Kernel ML , fparent@baylibre.com, matthias.bgg@gmail.com, drinkcat@chromium.org, hsinyi@chromium.org, weiyi.lu@mediatek.com, Matthias Brugger , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org Subject: [PATCH v2 10/12] dt-bindings: power: Add MT8183 power domains Date: Thu, 1 Oct 2020 18:01:52 +0200 Message-Id: <20201001160154.3587848-11-enric.balletbo@collabora.com> X-Mailer: git-send-email 2.28.0 In-Reply-To: <20201001160154.3587848-1-enric.balletbo@collabora.com> References: <20201001160154.3587848-1-enric.balletbo@collabora.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add power domains dt-bindings for MT8183. Signed-off-by: Matthias Brugger Signed-off-by: Enric Balletbo i Serra --- Changes in v2: None .../power/mediatek,power-controller.yaml | 2 ++ include/dt-bindings/power/mt8183-power.h | 26 +++++++++++++++++++ 2 files changed, 28 insertions(+) create mode 100644 include/dt-bindings/power/mt8183-power.h diff --git a/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml b/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml index 9ac7a7694d61..67a15f292e0a 100644 --- a/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml +++ b/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml @@ -24,6 +24,7 @@ properties: compatible: enum: - mediatek,mt8173-power-controller + - mediatek,mt8183-power-controller '#power-domain-cells': const: 1 @@ -58,6 +59,7 @@ patternProperties: description: | Power domain index. Valid values are defined in: "include/dt-bindings/power/mt8173-power.h" - for MT8173 type power domain. + "include/dt-bindings/power/mt8183-power.h" - for MT8183 type power domain. maxItems: 1 clocks: diff --git a/include/dt-bindings/power/mt8183-power.h b/include/dt-bindings/power/mt8183-power.h new file mode 100644 index 000000000000..d1ab387ba8c7 --- /dev/null +++ b/include/dt-bindings/power/mt8183-power.h @@ -0,0 +1,26 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2020 MediaTek Inc. + * Author: Weiyi Lu + */ + +#ifndef _DT_BINDINGS_POWER_MT8183_POWER_H +#define _DT_BINDINGS_POWER_MT8183_POWER_H + +#define MT8183_POWER_DOMAIN_AUDIO 0 +#define MT8183_POWER_DOMAIN_CONN 1 +#define MT8183_POWER_DOMAIN_MFG_ASYNC 2 +#define MT8183_POWER_DOMAIN_MFG 3 +#define MT8183_POWER_DOMAIN_MFG_CORE0 4 +#define MT8183_POWER_DOMAIN_MFG_CORE1 5 +#define MT8183_POWER_DOMAIN_MFG_2D 6 +#define MT8183_POWER_DOMAIN_DISP 7 +#define MT8183_POWER_DOMAIN_CAM 8 +#define MT8183_POWER_DOMAIN_ISP 9 +#define MT8183_POWER_DOMAIN_VDEC 10 +#define MT8183_POWER_DOMAIN_VENC 11 +#define MT8183_POWER_DOMAIN_VPU_TOP 12 +#define MT8183_POWER_DOMAIN_VPU_CORE0 13 +#define MT8183_POWER_DOMAIN_VPU_CORE1 14 + +#endif /* _DT_BINDINGS_POWER_MT8183_POWER_H */ -- 2.28.0