Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp2113999pxk; Sat, 3 Oct 2020 08:34:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxzRQIAyENE+AoROGUEEsvyi9nfc4Qfv8R2BqHeSsTD7RlT7ijFPssGCqRLCNwJxNKNvneW X-Received: by 2002:a17:906:2cc1:: with SMTP id r1mr6811259ejr.305.1601739255212; Sat, 03 Oct 2020 08:34:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601739255; cv=none; d=google.com; s=arc-20160816; b=nLjPhW36NN8Gg/J8ON0kYL6MzkafbXffhs5tqTs7FISbizUpv4Ywv+bm5xhCB7snh4 KYFfSTS1kVv3pA5ivYa0wmKven7ta0hHZkLYq2w9YiAxK9S5oJAqg9l6ifGtLsLpMwf+ 9i0PL2oHMmhvD1mlRY7RmlpBercSgC1UuOCaF0r18oNR8aTH2rhGL7/F2DGoBfuOjGv7 G9/R3L7gI4N5HaZ/uRVswe2ar0TKyAO5N8xPX0vVbTnPDSOiKpUfIWS8B2cr2+2/4erx ygjsebCD4BOPZ1c5XJ968lgmQy/rJSV5RINNXEZiA/2NOJQbvT/+P8brPfUqdpsIMAG3 1HDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=EIvDrrRH1suPpE+vHtNYD0FbuY3q3B6HPqeqz5Lkkb0=; b=UfT+L8aRmOUVR6LxJ4u6RTFhmLsMyFJOxS6cgdyV/VRa0qkJwTwHUMqo6pznltyDbn CWSlUiD0aAQ7Y5y8QwSi3ZSIL4uHxXYPoHTbIHvtrKEJ3FebcR0zT3t7sUqGzPH5Zd+L THgod28ByRebXOH7VSY/LoUFgSj7OAI0dZox8oHz76OJMwGUgo9u/D41DyXrKoEnmsy0 auSlXGB4wziTPH6WziKXrv2WJs1lTioSVuySNuBst5alAMQ7c22wN/PK2P66D+GQwAL5 Z+bwq7CSid8HfIZF9/A2SO/UiDYAIWRVbSJO2C+H3FXc2WIWYRmw0E2rGi7Zyt57nmgu Zjvw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=ATCCvt88; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e13si3727135edu.27.2020.10.03.08.33.49; Sat, 03 Oct 2020 08:34:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=ATCCvt88; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725852AbgJCPcu (ORCPT + 99 others); Sat, 3 Oct 2020 11:32:50 -0400 Received: from ssl.serverraum.org ([176.9.125.105]:35349 "EHLO ssl.serverraum.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725766AbgJCPct (ORCPT ); Sat, 3 Oct 2020 11:32:49 -0400 Received: from apollo.fritz.box (unknown [IPv6:2a02:810c:c200:2e91:6257:18ff:fec4:ca34]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-384) server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id BC24A23E41; Sat, 3 Oct 2020 17:32:46 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1601739167; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=EIvDrrRH1suPpE+vHtNYD0FbuY3q3B6HPqeqz5Lkkb0=; b=ATCCvt88GFtJEgqJ/wWWSBesAuNRj6ruO4RJXLuN8wRSfYRv77W4KdZJft2/8/xvdKRYxi nNPppu+3OfUxLz6XMaDlaRgvW4bLIBKVRJyidPLQVOh7OAAVuaFU/WgA8jGUHcAgUqqmJY j4Z0oKMFJNCk9yCSPodH4jwMpH2+Fp0= From: Michael Walle To: linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Tudor Ambarus , Boris Brezillon , Michael Walle Subject: [PATCH v5 1/3] mtd: spi-nor: atmel: remove global protection flag Date: Sat, 3 Oct 2020 17:32:33 +0200 Message-Id: <20201003153235.29762-2-michael@walle.cc> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20201003153235.29762-1-michael@walle.cc> References: <20201003153235.29762-1-michael@walle.cc> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This is considered bad for the following reasons: (1) We only support the block protection with BPn bits for write protection. Not all Atmel parts support this. (2) Newly added flash chip will automatically inherit the "has locking" support and thus needs to explicitly tested. Better be opt-in instead of opt-out. (3) There are already supported flashes which doesn't support the locking scheme. So I assume this wasn't properly tested before adding that chip; which enforces my previous argument that locking support should be an opt-in. Remove the global flag and add individual flags to all flashes which supports BP locking. In particular the following flashes don't support the BP scheme: - AT26F004 - AT25SL321 - AT45DB081D Please note, that some flashes which are marked as SPI_NOR_HAS_LOCK just support Global Protection, i.e. not our supported block protection locking scheme. This is to keep backwards compatibility with the current "unlock all at boot" mechanism. In particular the following flashes doesn't have BP bits: - AT25DF041A - AT25DF321 - AT25DF321A - AT25DF641 - AT26DF081A - AT26DF161A - AT26DF321 Signed-off-by: Michael Walle --- changes since v4: - none changes since v3/v2/v1: - there was no such version because this patch was bundled with another patch changes since RFC: - mention the flashes which just support the "Global Unprotect" in the commit message drivers/mtd/spi-nor/atmel.c | 28 +++++++++------------------- 1 file changed, 9 insertions(+), 19 deletions(-) diff --git a/drivers/mtd/spi-nor/atmel.c b/drivers/mtd/spi-nor/atmel.c index 3f5f21a473a6..49d392c6c8bc 100644 --- a/drivers/mtd/spi-nor/atmel.c +++ b/drivers/mtd/spi-nor/atmel.c @@ -10,37 +10,27 @@ static const struct flash_info atmel_parts[] = { /* Atmel -- some are (confusingly) marketed as "DataFlash" */ - { "at25fs010", INFO(0x1f6601, 0, 32 * 1024, 4, SECT_4K) }, - { "at25fs040", INFO(0x1f6604, 0, 64 * 1024, 8, SECT_4K) }, + { "at25fs010", INFO(0x1f6601, 0, 32 * 1024, 4, SECT_4K | SPI_NOR_HAS_LOCK) }, + { "at25fs040", INFO(0x1f6604, 0, 64 * 1024, 8, SECT_4K | SPI_NOR_HAS_LOCK) }, - { "at25df041a", INFO(0x1f4401, 0, 64 * 1024, 8, SECT_4K) }, - { "at25df321", INFO(0x1f4700, 0, 64 * 1024, 64, SECT_4K) }, - { "at25df321a", INFO(0x1f4701, 0, 64 * 1024, 64, SECT_4K) }, - { "at25df641", INFO(0x1f4800, 0, 64 * 1024, 128, SECT_4K) }, + { "at25df041a", INFO(0x1f4401, 0, 64 * 1024, 8, SECT_4K | SPI_NOR_HAS_LOCK) }, + { "at25df321", INFO(0x1f4700, 0, 64 * 1024, 64, SECT_4K | SPI_NOR_HAS_LOCK) }, + { "at25df321a", INFO(0x1f4701, 0, 64 * 1024, 64, SECT_4K | SPI_NOR_HAS_LOCK) }, + { "at25df641", INFO(0x1f4800, 0, 64 * 1024, 128, SECT_4K | SPI_NOR_HAS_LOCK) }, { "at25sl321", INFO(0x1f4216, 0, 64 * 1024, 64, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) }, { "at26f004", INFO(0x1f0400, 0, 64 * 1024, 8, SECT_4K) }, - { "at26df081a", INFO(0x1f4501, 0, 64 * 1024, 16, SECT_4K) }, - { "at26df161a", INFO(0x1f4601, 0, 64 * 1024, 32, SECT_4K) }, - { "at26df321", INFO(0x1f4700, 0, 64 * 1024, 64, SECT_4K) }, + { "at26df081a", INFO(0x1f4501, 0, 64 * 1024, 16, SECT_4K | SPI_NOR_HAS_LOCK) }, + { "at26df161a", INFO(0x1f4601, 0, 64 * 1024, 32, SECT_4K | SPI_NOR_HAS_LOCK) }, + { "at26df321", INFO(0x1f4700, 0, 64 * 1024, 64, SECT_4K | SPI_NOR_HAS_LOCK) }, { "at45db081d", INFO(0x1f2500, 0, 64 * 1024, 16, SECT_4K) }, }; -static void atmel_default_init(struct spi_nor *nor) -{ - nor->flags |= SNOR_F_HAS_LOCK; -} - -static const struct spi_nor_fixups atmel_fixups = { - .default_init = atmel_default_init, -}; - const struct spi_nor_manufacturer spi_nor_atmel = { .name = "atmel", .parts = atmel_parts, .nparts = ARRAY_SIZE(atmel_parts), - .fixups = &atmel_fixups, }; -- 2.20.1