Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp2198367pxk; Sat, 3 Oct 2020 11:28:54 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx7Tf4duukH2ijRzbR7cgAm7wD6dEpAOgc3Evur9nJhL1/qphYoi+JrSK6hQpqUsW/aRB6j X-Received: by 2002:aa7:cd98:: with SMTP id x24mr9421768edv.237.1601749733824; Sat, 03 Oct 2020 11:28:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601749733; cv=none; d=google.com; s=arc-20160816; b=lc09jfwDzuXvSOVBdAtgOkbsZcIVFhvC40dFJOjNos5qhrAVR/AwW8KmRzrQ9Yr0ZV Nc0NJzMpI3KgFJN9LPe7iX8VnpqoAhmiO7fP/dkh34un0xGeVLCKphlNQUgajnymBbCp PezkbeH25PGcZaJ/HEsa0Bu6vI+Ixr8DWo8Lz52OzQ8P2jAu8xAc8Blxh3IBMdWS1hGH K/QqZzMFZ44gvETUFqCiXdyN0sjUctd4WF7U0saWcesGf7X9l4POFRqL3njDxlUUeBG2 lQWKXUmeDU8OjF1nSCNbfXegW6TSR0iAT+y6C+qzVu3p6hkEWKpuVHGzlXNTYY4jkiyM QVww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:references:in-reply-to :subject:cc:to:from:date:content-transfer-encoding:mime-version :sender:dkim-signature; bh=z7E62nRv/bMHkkyglVWth0jbZsLTybTXAcHLb86fpFc=; b=tDO7Ui4HF5DyEiCV9djZIKOvSvlb0G3kZdhY07qKPHxP6050ehvrJItf/2okrUP3mc EVvSkRMCA3gOFRDcl8esyBQLbnqG6g4+n1Nmwj4W9XBNKbpBn29vwMKAb3mRqIWuR2l1 KCEcU8csVxVs1jUez1k83d4emxBRLZvvm3vqHvyQhROqx6I5w4VI7Ro26SZycXIR8rWV VLfBvWgHYF2nGpFKXiPvPQ18rQL+aVAL8jdPpULBSgEcHiK87iyNLMeNbvJyp7Vrnq1z aYEl5QoUKfNIu/ztRRYe5+SjAdM2VVID0cuaYsO+WDg2D/0ZGOOb428Q+o63ng+BBq3V YP1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=CR94sDGf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v20si3587591ejg.640.2020.10.03.11.28.17; Sat, 03 Oct 2020 11:28:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=CR94sDGf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725819AbgJCSWS (ORCPT + 99 others); Sat, 3 Oct 2020 14:22:18 -0400 Received: from z5.mailgun.us ([104.130.96.5]:10069 "EHLO z5.mailgun.us" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725812AbgJCSWR (ORCPT ); Sat, 3 Oct 2020 14:22:17 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1601749335; h=Message-ID: References: In-Reply-To: Subject: Cc: To: From: Date: Content-Transfer-Encoding: Content-Type: MIME-Version: Sender; bh=z7E62nRv/bMHkkyglVWth0jbZsLTybTXAcHLb86fpFc=; b=CR94sDGf5RieIxB6JXk++5be55PebZMlo+ykjRWi0XbN5L+ZlLccte6BKcegZBUr/6T8Ho0C /mmYRk3Q2lM2fDmnsZXBqku898Nds0pBkeHlgtSxTXQ2XwzzDeWRQI/RtoZw1MVrEtzCzZQR DAf9Q3545ZwwBBTgpEbCZv+33/w= X-Mailgun-Sending-Ip: 104.130.96.5 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n03.prod.us-west-2.postgun.com with SMTP id 5f78c148ad37af35ec4a8d0d (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Sat, 03 Oct 2020 18:22:00 GMT Sender: khsieh=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id 856E5C433CB; Sat, 3 Oct 2020 18:22:00 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=ALL_TRUSTED,BAYES_00, URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.codeaurora.org (localhost.localdomain [127.0.0.1]) (using TLSv1 with cipher ECDHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) (Authenticated sender: khsieh) by smtp.codeaurora.org (Postfix) with ESMTPSA id 4CD9DC433C8; Sat, 3 Oct 2020 18:21:59 +0000 (UTC) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Sat, 03 Oct 2020 11:21:59 -0700 From: khsieh@codeaurora.org To: Rajendra Nayak Cc: Stephen Boyd , robdclark@gmail.com, sean@poorly.run, tanmay@codeaurora.org, abhinavk@codeaurora.org, aravindh@codeaurora.org, airlied@linux.ie, daniel@ffwll.ch, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] drm/msm/dp: add voltage corners voting support base on dp link rate In-Reply-To: <01467014-1190-6e1b-8120-472719861a5e@codeaurora.org> References: <20200929171026.30551-1-khsieh@codeaurora.org> <160145429763.310579.786737478429183087@swboyd.mtv.corp.google.com> <01467014-1190-6e1b-8120-472719861a5e@codeaurora.org> Message-ID: X-Sender: khsieh@codeaurora.org User-Agent: Roundcube Webmail/1.3.9 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2020-09-30 09:24, Rajendra Nayak wrote: > On 9/30/2020 1:54 PM, Stephen Boyd wrote: >> Quoting Kuogee Hsieh (2020-09-29 10:10:26) >>> Set link rate by using OPP set rate api so that CX level will be set >>> accordingly base on the link rate. >> >> s/base/based/ >> >>> >>> Signed-off-by: Kuogee Hsieh >>> --- >>> diff --git a/drivers/gpu/drm/msm/dp/dp_ctrl.c >>> b/drivers/gpu/drm/msm/dp/dp_ctrl.c >>> index 2e3e1917351f..e1595d829e04 100644 >>> --- a/drivers/gpu/drm/msm/dp/dp_ctrl.c >>> +++ b/drivers/gpu/drm/msm/dp/dp_ctrl.c >>> @@ -1849,6 +1853,21 @@ struct dp_ctrl *dp_ctrl_get(struct device >>> *dev, struct dp_link *link, >>> return ERR_PTR(-ENOMEM); >>> } >>> + ctrl->opp_table = dev_pm_opp_set_clkname(dev, "ctrl_link"); > > I see that downstream has multiple DP clocks which end up voting on > CX, we don't have a > way of associating multiple OPP tables with a device upstream, so > whats usually done is > (assuming all the clocks get scaled in lock step, which I assume is > the case here) we pick > the clock with the 'highest' CX requirement and associate that with > the OPP table. > I haven't looked but I am hoping thats how we have decided to > associate "ctrl_link" clock > here? > yes, only ctrl_link use dev_pm_opp_set_rate() to set rate. >>> + >>> + if (IS_ERR(ctrl->opp_table)) { >>> + dev_err(dev, "invalid DP OPP table in device >>> tree\n"); >>> + ctrl->opp_table = NULL; >>> + } else { >>> + /* OPP table is optional */ >>> + ret = dev_pm_opp_of_add_table(dev); >>> + if (ret && ret != -ENODEV) { >>> + dev_err(dev, "add DP OPP table\n"); >> >> This is debug noise right? >> >>> + dev_pm_opp_put_clkname(ctrl->opp_table); >>> + ctrl->opp_table = NULL; >>> + } >>> + } >>> + >>> init_completion(&ctrl->idle_comp); >>> init_completion(&ctrl->video_comp); >>> @@ -1864,6 +1883,18 @@ struct dp_ctrl *dp_ctrl_get(struct device >>> *dev, struct dp_link *link, >>> return &ctrl->dp_ctrl; >>> } >>> -void dp_ctrl_put(struct dp_ctrl *dp_ctrl) >>> +void dp_ctrl_put(struct device *dev, struct dp_ctrl *dp_ctrl) >>> { >>> + struct dp_ctrl_private *ctrl; >>> + >>> + if (!dp_ctrl) >> >> Can this happen? >> >>> + return; >>> + >>> + ctrl = container_of(dp_ctrl, struct dp_ctrl_private, >>> dp_ctrl); >>> + >>> + if (ctrl->opp_table != NULL) { >> >> This is usually written as >> >> if (ctrl->opp_table) >> >>> + dev_pm_opp_of_remove_table(dev); >>> + dev_pm_opp_put_clkname(ctrl->opp_table); >>> + ctrl->opp_table = NULL; >>> + } >>> } >>> diff --git a/drivers/gpu/drm/msm/dp/dp_ctrl.h >>> b/drivers/gpu/drm/msm/dp/dp_ctrl.h >>> index f60ba93c8678..19b412a93e02 100644 >>> --- a/drivers/gpu/drm/msm/dp/dp_ctrl.h >>> +++ b/drivers/gpu/drm/msm/dp/dp_ctrl.h >>> @@ -31,6 +31,6 @@ struct dp_ctrl *dp_ctrl_get(struct device *dev, >>> struct dp_link *link, >>> struct dp_panel *panel, struct drm_dp_aux >>> *aux, >>> struct dp_power *power, struct dp_catalog >>> *catalog, >>> struct dp_parser *parser); >>> -void dp_ctrl_put(struct dp_ctrl *dp_ctrl); >>> +void dp_ctrl_put(struct device *dev, struct dp_ctrl *dp_ctrl); >> >> Is 'dev' not inside 'dp_ctrl'? >> >>> #endif /* _DP_CTRL_H_ */ >>> diff --git a/drivers/gpu/drm/msm/dp/dp_power.c >>> b/drivers/gpu/drm/msm/dp/dp_power.c >>> index 17c1fc6a2d44..3d75bf09e38f 100644 >>> --- a/drivers/gpu/drm/msm/dp/dp_power.c >>> +++ b/drivers/gpu/drm/msm/dp/dp_power.c >>> @@ -8,12 +8,14 @@ >>> #include >>> #include >>> #include >>> +#include >>> #include "dp_power.h" >>> #include "msm_drv.h" >>> struct dp_power_private { >>> struct dp_parser *parser; >>> struct platform_device *pdev; >>> + struct device *dev; >>> struct clk *link_clk_src; >>> struct clk *pixel_provider; >>> struct clk *link_provider; >>> @@ -148,18 +150,49 @@ static int dp_power_clk_deinit(struct >>> dp_power_private *power) >>> return 0; >>> } >>> +static int dp_power_clk_set_link_rate(struct dp_power_private >>> *power, >>> + struct dss_clk *clk_arry, int num_clk, int >>> enable) >>> +{ >>> + u32 rate; >>> + int i, rc = 0; >>> + >>> + for (i = 0; i < num_clk; i++) { >>> + if (clk_arry[i].clk) { >>> + if (clk_arry[i].type == DSS_CLK_PCLK) { >>> + if (enable) >>> + rate = clk_arry[i].rate; >>> + else >>> + rate = 0; >>> + >>> + rc = dev_pm_opp_set_rate(power->dev, >>> rate); >> >> Why do we keep going if rc is non-zero? >> >>> + } >>> + >>> + } >>> + } >>> + return rc; >>> +} >>> + >>> static int dp_power_clk_set_rate(struct dp_power_private *power, >>> enum dp_pm_type module, bool enable) >>> { >>> int rc = 0; >>> struct dss_module_power *mp = &power->parser->mp[module]; >>> - if (enable) { >>> - rc = msm_dss_clk_set_rate(mp->clk_config, >>> mp->num_clk); >>> + if (module == DP_CTRL_PM) { >>> + rc = dp_power_clk_set_link_rate(power, >>> mp->clk_config, mp->num_clk, enable); >>> if (rc) { >>> - DRM_ERROR("failed to set clks rate.\n"); >>> + DRM_ERROR("failed to set link clks rate.\n"); >>> return rc; >>> } >>> + } else { >>> + >>> + if (enable) { >>> + rc = msm_dss_clk_set_rate(mp->clk_config, >>> mp->num_clk); >>> + if (rc) { >>> + DRM_ERROR("failed to set clks >>> rate.\n"); >> >> Not sure we need the period on these error messages. >> >>> + return rc; >>> + } >>> + } >>> } >>> rc = msm_dss_enable_clk(mp->clk_config, mp->num_clk, >>> enable); >>> >>> base-commit: 3c0f462da069af12211901ddf26f7e16e6951d9b >>> prerequisite-patch-id: a109eaf08147f50149ad661a58122b6745a52445 >> >> Can you rebase this on Rob's msm-next tree >> (https://gitlab.freedesktop.org/drm/msm.git) and test? It doesn't >> apply >> for me because I have the dp phy patch from there. >>