Received: by 2002:a05:6a10:22f:0:0:0:0 with SMTP id 15csp3136120pxk; Mon, 5 Oct 2020 01:51:56 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyTkxJX6SDSprkDB0K7lJ7BLriqDQiQsb22W2F9xlwFQg1o27Pd0Sqgsm4u2G2tLAe7gdMZ X-Received: by 2002:a17:907:420d:: with SMTP id oh21mr14082614ejb.78.1601887916755; Mon, 05 Oct 2020 01:51:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601887916; cv=none; d=google.com; s=arc-20160816; b=NZCV6b6Ko7imp8t+f9KgftTV/FZvxomh7Pb9gXRXyBnv/HIUNUwKp9MF2zh7HCQLmR VzsJNXZa/0rIB9LyQ92Y04Mw+iI830IRuk84ocd4b/Nj25DYUIscILla/qrbRGC4z3Jl FO+iCsrDYJ2HTMCzXLzG1cOteEfXUeNgnJNGpSpb18GJk5/Quju0eUL0GBEFzIWPEF2U jdDKcOmJ6Q7y3DQG8ERSni/b+fA3Gh6QNynm4U2XZDqRYvM438rKF/sqeIqYKdDPSbu6 4j6MC8gT9fOM8+0+Xi/EojYA5gEkvAAPcJuOKBzYT0QFNI0FALIDD5rbNNbGKW5PZ0el ZHdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=xkLBRTobheLQB3RE8150syeIfjKtCMdy9gTykuPtDPU=; b=D1h9M8gDzLJBziJ6+n0hrIX0Cp/5qi0F3B0iPb9rrllwOKMdOqelgg79bodCPIEiXW LNzcsYgun+Th5KoKGA2OMqzakcWfeuAASxGnSsAd4OrSlCFMiVITXD/xdu3Zla+IUpE3 JKxIr3jwVNfhDRTH2G5ZbDgylM6EAL6Rl+oHldTHsa1jI3b3SBo0iTIyujrZPGwB6KdU nbL3xTHX7xDHjgrg2h8+NjJ5ULh5Hr4hwNTgL/SUJhC8lelVEdP2bAaFgXCA0iousTpa WKHeNkLr34gIXp2P2pGqxnNmhSIYi9FI+Blo/b0okodlC8Vmp58HOA3SGDCTXjBnIS81 SsVQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c11si6653093edj.596.2020.10.05.01.51.34; Mon, 05 Oct 2020 01:51:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726070AbgJEIuK (ORCPT + 99 others); Mon, 5 Oct 2020 04:50:10 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:46837 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726060AbgJEIuK (ORCPT ); Mon, 5 Oct 2020 04:50:10 -0400 X-Greylist: delayed 1262 seconds by postgrey-1.27 at vger.kernel.org; Mon, 05 Oct 2020 04:50:09 EDT Received: from twspam01.aspeedtech.com (localhost [127.0.0.2] (may be forged)) by twspam01.aspeedtech.com with ESMTP id 09589RWm047788 for ; Mon, 5 Oct 2020 16:09:27 +0800 (GMT-8) (envelope-from chiawei_wang@aspeedtech.com) Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 09588T7v047497; Mon, 5 Oct 2020 16:08:29 +0800 (GMT-8) (envelope-from chiawei_wang@aspeedtech.com) Received: from ChiaWeiWang-PC.aspeed.com (192.168.2.66) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 5 Oct 2020 16:28:09 +0800 From: "Chia-Wei, Wang" To: , , , , , , , , , , , , , , , CC: Subject: [PATCH v2 0/5] Remove LPC register partitioning Date: Mon, 5 Oct 2020 16:28:01 +0800 Message-ID: <20201005082806.28899-1-chiawei_wang@aspeedtech.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [192.168.2.66] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 09588T7v047497 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The LPC controller has no concept of the BMC and the Host partitions. The incorrect partitioning can impose unnecessary range restrictions on register access through the syscon regmap interface. For instance, HICRB contains the I/O port address configuration of KCS channel 1/2. However, the KCS#1/#2 drivers cannot access HICRB as it is located at the other LPC partition. In addition, to be backward compatible, the newly added HW control bits could be located at any reserved bits over the LPC addressing space. Thereby, this patch series aims to remove the LPC partitioning for better driver development and maintenance. Changes since v1: - Add the fix to the aspeed-lpc binding documentation. Chia-Wei, Wang (5): ARM: dts: Remove LPC BMC and Host partitions soc: aspeed: Fix LPC register offsets ipmi: kcs: aspeed: Fix LPC register offsets pinctrl: aspeed-g5: Fix LPC register offsets dt-bindings: aspeed-lpc: Remove LPC partitioning .../devicetree/bindings/mfd/aspeed-lpc.txt | 85 ++--------- arch/arm/boot/dts/aspeed-g4.dtsi | 74 ++++------ arch/arm/boot/dts/aspeed-g5.dtsi | 135 ++++++++---------- arch/arm/boot/dts/aspeed-g6.dtsi | 135 ++++++++---------- drivers/char/ipmi/kcs_bmc_aspeed.c | 13 +- drivers/pinctrl/aspeed/pinctrl-aspeed-g5.c | 2 +- drivers/soc/aspeed/aspeed-lpc-ctrl.c | 6 +- drivers/soc/aspeed/aspeed-lpc-snoop.c | 11 +- 8 files changed, 176 insertions(+), 285 deletions(-) -- 2.17.1