Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp739787pxu; Wed, 7 Oct 2020 14:49:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwmNbek2vtrSwXDOwWiWQALa5lP1hgOAsT38rtgvMsa5Gpc3AxVxAJ20H63I+/aWpOkrvTb X-Received: by 2002:a17:906:5e4f:: with SMTP id b15mr285699eju.353.1602107397454; Wed, 07 Oct 2020 14:49:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602107397; cv=none; d=google.com; s=arc-20160816; b=kKHai7MjXTYBtMFWBaZt+RqXpaPgJj7Y8qxm+FSrLOQLbk/OnDndgHSqonRKgmr4fn EExbtOQ/M1AjS+bU5ii2Q2m0rMXROs1GIGR3GNj7kt4C4L+gk0i195cDAxxLFdFkpIhu /hi5i5Fl749ta8sGcNWYsVkaAfU376tLp+7ts7IlhjHg0aUCsO5QE5aOP7FFJqMu5aeX LdYlOIdzCMYHM7X+pUT/vZ7T/DteSajAIx8e32EogoQytUARXsVRDE/LyjffgNA80pgM N6qBu4GAfzdRDarhXAyDdFI4jZY9C3modJBB7DlK1FSz36AvdYl9+tnPMy6Lg1ttqwhT dsVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=YqNUjigFoAXo2QafX/TTeVVXBpaXL3Be2L3u2zpujGM=; b=okwg9uuPe7ybpjwJ178XRQ0zSV818CUYvtZP42l2F7QQf1nfbsuILm8RUg6zhHFfhk snzsJEQ1yS1kol4YnR1FAiZCNlYZX1bqy6V/ZJW1myuSGYZrA3W/ZmkykH1P04jCtTfY 8sYNM89FVHZuV6MDi6rLhS/lk+sEKtA0fY3es7ihG71eIYOhXX283T+FNBeOHO0UT8MX qOA0I1yzimnUInsKfnsBgfnQ2BSvKzOS83zqrVB0kJTw0GURulX/xaQfGMVv24SH2sWl 83jvTVHSxtXEeErCGBcxNSrMBJUabsAAr5w3D/DtDGlvpQBdpiaDZtOt7UFVVHFFzR1Z qQaw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=nOiCFVqK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v15si2378763ede.489.2020.10.07.14.49.33; Wed, 07 Oct 2020 14:49:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=nOiCFVqK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728722AbgJGVqi (ORCPT + 99 others); Wed, 7 Oct 2020 17:46:38 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43392 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726105AbgJGVqi (ORCPT ); Wed, 7 Oct 2020 17:46:38 -0400 Received: from mail-qv1-xf41.google.com (mail-qv1-xf41.google.com [IPv6:2607:f8b0:4864:20::f41]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1F05EC061755; Wed, 7 Oct 2020 14:46:37 -0700 (PDT) Received: by mail-qv1-xf41.google.com with SMTP id s17so2035045qvr.11; Wed, 07 Oct 2020 14:46:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=YqNUjigFoAXo2QafX/TTeVVXBpaXL3Be2L3u2zpujGM=; b=nOiCFVqKn9qpKVGgPb0MgXhOqUoxudL61nKQkOjg6IWYyDk7Mo60sg2BiYT+qgKZvC 9VaQkgDLA3ZFv1YeeJC8BhF9M8X0SCrRrSiTt+2qetxnyXbH6atyoKgXDCG+UE40ZIzZ 86eXvROXYmV9sEIjqxwP/Q0MBgczL3xkhw3tZ7MCJgP+byDpqTsBY2BbJSpPN9Wz1b9k cH5Ixg1DSgILYeRCDfE7unh/IUxVWkV3xpA7GsvrNGL/W/WZFUh6bZOOue7NP1YXbeOy HjjcZn6gKV+UzkojRivqPU3griS6IdQl+o2V6nUDg6cBBz2ClbxBjZtP7r4dqtDaoib7 +OYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=YqNUjigFoAXo2QafX/TTeVVXBpaXL3Be2L3u2zpujGM=; b=FQ+JYpniK+pB4t68Oatylat+/PJqBkqpWPR8TjYXt8gDLVV3FwxQan4gGD08uA+dqb uCLPvXaci4iO9stXWxCsvv23MJ9WG1CUfSWLy6wRL4ctZqnPXzCoVviUR2iaoRrhZNj+ ulYg7KTkgRbjpFXfAqkevfwHw9urHNK5/CQ2tGFxiUYhJE1kXKqeSP4JNp7E2vbZAago /zMZNTEe1OTVPWihWXqfy3BOvlMK8PwfA5DJ4YVl32K8+jAxfYWSiG48XrIr01UnPFbQ GnobJJtpi7jDEh6YuFJgHnmcRtseyxJ3f+n03zM299TdkJQb1lCyDq8hUjetaEgGPEDD Kgww== X-Gm-Message-State: AOAM531vImpIsZzQP+A6N/wQz4a5/yWb4H7ohKJArlPnslJhq1lEz0/p Awj32VnE3E61SctD11hdcINKQd5q2IB9XA== X-Received: by 2002:a0c:c492:: with SMTP id u18mr5342732qvi.18.1602107196335; Wed, 07 Oct 2020 14:46:36 -0700 (PDT) Received: from ubuntu (ool-45785633.dyn.optonline.net. [69.120.86.51]) by smtp.gmail.com with ESMTPSA id 128sm2408554qkm.76.2020.10.07.14.46.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Oct 2020 14:46:35 -0700 (PDT) Date: Wed, 7 Oct 2020 17:46:33 -0400 From: Vivek Unune To: Andrew Lunn Cc: devicetree@vger.kernel.org, Hauke Mehrtens , =?utf-8?B?UmFmYcWCIE1pxYJlY2tp?= , linux-kernel@vger.kernel.org, Rob Herring , bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH 1/3] ARM: dts: BCM5301X: Linksys EA9500 make use of pinctrl Message-ID: <20201007214633.GA1972@ubuntu> References: <6687de05226dd055ee362933d4841a12b038792d.1601655904.git.npcomplete13@gmail.com> <20201007210134.GD112961@lunn.ch> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201007210134.GD112961@lunn.ch> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Oct 07, 2020 at 11:01:34PM +0200, Andrew Lunn wrote: > On Wed, Oct 07, 2020 at 03:01:50PM -0400, Vivek Unune wrote: > > Forgo the use of mmioreg mdio mux infavor of the pinctrl > > Hi Vivek > > Could you add some more details please. I don't know this > hardware. I'm assuming there are two MDIO busses, external as talked > about in the comments, and an internal one? And for this hardware you > only need one of them? But i don't see what pinmux has to do with > this? Hi Andrew, There are indeed two mdio busses. To access the external bus, 9th bit of the mdio register has to be set. And to enable mii function, one has to set the registers 6 & 7 which is part of the pin controller. Earlier the pin controller was not defined and I resorted to use a combination of memory mapped io mux to change desired bits. Now that we have a pin controller - which is resposnsible for other functionality such as pwm, i2c, uart2, it makes sense to have a consistent device tree Hope this helps, Vivek > > Thanks > Andrew >