Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp1155700pxu; Thu, 8 Oct 2020 04:57:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzjNWc7bfwmloJDxyVdXxiMnDH8HHqJJitXPiTIvnoBRc0MWaRm3PzghZgOpyOTDPSgXh4D X-Received: by 2002:a17:906:bc57:: with SMTP id s23mr6152945ejv.94.1602158272943; Thu, 08 Oct 2020 04:57:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602158272; cv=none; d=google.com; s=arc-20160816; b=gvwfrqB+gqpgKHY/2WXtPvjVcxeSzRqHpfFcBqGMAJfXm1OBFjhh2uncG0MPaQiaB7 ZpaIsjJ0dkdNv8BIdsCqUKaupxms2b3NzYI9PgrG0HvWYVP3dF0bfhwI/rtmJiwGZywT imA7sehE74LZiMBQzO1PqCQ3EowHXgFDIibMlFq/DdfnkUCqhFUQgpq3p4oNqAFC3x3T p2AEqukZyrEXZzr5WHK7nk+UTsie9P26RLxpRxfj9N3j3kPCVMOIejeeNkN69p2gk2gA 81OxhlFqkLlp208HF5gth0Ftc0NDaF0MHbxHD7z2ksrYhCzt1ryBjm+8B1QKsEirPpgn 4+LA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=7dgJfPLex37eGB2NZcjoXV8iawA0xqDdBl6Lrfvdi5g=; b=F5OYH9IX3xWc9ckoHW9+EtiZ0P+bGvHtpeaV4+ksFyhB92HW+a/lwHLtci8JFk3nLF I25WHhwYjG3TpkbkX7lnn1ry0rstSSiInSp1u6QJmtMThglrSfVhygu6lbbuIeizUjIO sYsJpW71y02hxYMyZ7lHAQDLCMACx0BUcWeoaXemifVDng6HsB8xG4Jpjs1s0crs/NPa Rso305PvtI8jk/CXMw9p9VB2lUP9hutOKJ/qf1uJMv56tBWBJERYToMTLSwtNcALpVz1 ftQsOJkv9g686slAmmFBjqOQL/Fnm1RcHxQ9aewzZSZ0jqqO7yo52Uv7AOtakW4zSJmh 0y+w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="nrNS/Xwr"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z27si3528633ejj.493.2020.10.08.04.57.29; Thu, 08 Oct 2020 04:57:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="nrNS/Xwr"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728611AbgJHLwN (ORCPT + 99 others); Thu, 8 Oct 2020 07:52:13 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:59720 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728536AbgJHLwL (ORCPT ); Thu, 8 Oct 2020 07:52:11 -0400 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 098Bq64c025479; Thu, 8 Oct 2020 06:52:06 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1602157926; bh=7dgJfPLex37eGB2NZcjoXV8iawA0xqDdBl6Lrfvdi5g=; h=From:To:CC:Subject:Date; b=nrNS/Xwr9TDkt4NFexilcYOYokyr4i4uuvRDNTPnlxyXk5pzIRLHYn13J7QY+Ieul 4CgmZEDMYN/UHkBKZoyL31rIEFirOT3VJuqUPdnvVjT2pDwq3aHqhEbAD4J/9Crlds lQGlG1phcXY22PQhCSzgVkmTfmbybGHULHfgsZqc= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 098Bq6RD003493 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 8 Oct 2020 06:52:06 -0500 Received: from DLEE103.ent.ti.com (157.170.170.33) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 8 Oct 2020 06:52:06 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 8 Oct 2020 06:52:06 -0500 Received: from feketebors.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 098Bq3s2083508; Thu, 8 Oct 2020 06:52:04 -0500 From: Peter Ujfalusi To: , , , CC: , , Subject: [PATCH v2 00/11] firmware/soc: ti_sci, ringacc/inta: Preparation for AM64 DMA support Date: Thu, 8 Oct 2020 14:52:13 +0300 Message-ID: <20201008115224.1591-1-peter.ujfalusi@ti.com> X-Mailer: git-send-email 2.28.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Changes since v1: - Use AM64X as family name in patch 11 - Added Reviewed-by tag from Grygorii for patch 6-10 The series prepares the ti_sci, ringacc, inta to support the new DMAs introduced with AM64. Separate series has been sent for the inta irqchip driver (v2): https://lore.kernel.org/lkml/20200930074559.18028-1-peter.ujfalusi@ti.com/ Patches for the DMA support will be based on this series due to build and feature dependencies. To support the new DMSS we need to change the ti_sci ring config API in order to be able to support the new parameters needed in the future. We also need to add support for the second range in RM as along with the AM64 support, the resource allocation is going to change for existing SoC which used only the first range for resource allocation. The tx_tdtype support has been also missing from ti_sci for a long time and the AM64 specific extended_ch_type depends on the existence of it in the message struct. Santosh: if you plan to take this series for 5.11, then can you create an immutable branch which I can refer to Vinod for the DMA patches I'm going to send soon. Regards, Peter --- Peter Ujfalusi (11): firmware: ti_sci: rm: Add support for tx_tdtype parameter for tx channel firmware: ti_sci: Use struct ti_sci_resource_desc in get_range ops firmware: ti_sci: rm: Add support for second resource range soc: ti: ti_sci_inta_msi: Add support for second range in resource ranges firmware: ti_sci: rm: Add support for extended_ch_type for tx channel firmware: ti_sci: rm: Remove ring_get_config support firmware: ti_sci: rm: Add new ops for ring configuration soc: ti: k3-ringacc: Use the ti_sci set_cfg callback for ring configuration firmware: ti_sci: rm: Remove unused config() from ti_sci_rm_ringacc_ops soc: ti: k3-ringacc: Use correct device for allocation in RING mode soc: ti: k3-socinfo: Add entry for AM64X SoC family drivers/firmware/ti_sci.c | 213 ++++++++----------------- drivers/firmware/ti_sci.h | 72 +++------ drivers/soc/ti/k3-ringacc.c | 93 +++++------ drivers/soc/ti/k3-socinfo.c | 1 + drivers/soc/ti/ti_sci_inta_msi.c | 12 ++ include/linux/soc/ti/k3-ringacc.h | 5 + include/linux/soc/ti/ti_sci_protocol.h | 85 ++++++---- 7 files changed, 212 insertions(+), 269 deletions(-) -- Peter Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki