Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp1337209pxu; Thu, 8 Oct 2020 09:03:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz9T06DcHtzIKZLPM6/VzfKH6RyTftYXm4HssGJMQpmYX11pV66Sh3ugi7wSvP57pQrZAdJ X-Received: by 2002:a19:4002:: with SMTP id n2mr2655879lfa.195.1602173024559; Thu, 08 Oct 2020 09:03:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602173024; cv=none; d=google.com; s=arc-20160816; b=ZO6jnSe2ZvUyTtJyxIyiSpDqfGE7JGeZEQnK460YFZHx5rrxKzo5rYfDsUioPj7Xa7 n7ZmV9PNOwywaOSxlHLS/Q9YXEyhSQ3RlIsKZ/Pi7ZlsCa8/40XSm6ur4bbs+A5jGaOu 083nQndWH/A5/X3Lhi3vCmiOF6rnY/PWeIsUGM9cYWaXSynldHbmspePMgVngbO9+zv+ hiRZl0TZ+xepL2lf3aNM3lMfKYlQU2IL/xXS1jcgEvir8e1lEIpx+pYSZXgIH/p7ii3c beRTlC4lbWgmtBZ24AT1SowmLRYvgFhtiv4j1a1cZTwRmNSdXGPoOyUC47++7jZs5X1C Wwew== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=NYkHVK68S/5e6oONKkEetUVzgQOZ4UiPSgd40XIF+WM=; b=f46MK0uXKQQYQanEX4IN0ZL1pQEmGU/hECr9MHMWWDvBFQXf/mpAkVMt7xQxH915Pb 77MzYVDrOj9y1UKuLkiCPN+bQHsehimY+CFhD6DZq3KM8iORRZzC2dqSsXnHZuFwZ7R2 gbTOG8XvhBkrfHbyAMTvz3KivC+Mu4RsQBqbiBF58IdgVQx9krYVtdSniD2CFPlf55lU cQ84n6t+/EpCF+nnWdhGc2oIVzOndiZfUJwGMq8mfqJtJZ7dzWUsCmT6l0vFoZ22K+zX 8Pse+Ftc62IletpvR8DN2KSuxomWP/3L+1oPdn0+IfppowEQtNsVYNXNYQJqFhNnjVZl lPGQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hh2si4404055ejb.601.2020.10.08.09.03.20; Thu, 08 Oct 2020 09:03:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728859AbgJHQCZ (ORCPT + 99 others); Thu, 8 Oct 2020 12:02:25 -0400 Received: from mx2.suse.de ([195.135.220.15]:43352 "EHLO mx2.suse.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725802AbgJHQCY (ORCPT ); Thu, 8 Oct 2020 12:02:24 -0400 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.221.27]) by mx2.suse.de (Postfix) with ESMTP id 0E993ABF4; Thu, 8 Oct 2020 16:02:22 +0000 (UTC) Date: Thu, 8 Oct 2020 18:02:19 +0200 From: Michal =?iso-8859-1?Q?Such=E1nek?= To: Maxime Ripard Cc: linux-arm-kernel@lists.infradead.org, Rob Herring , Chen-Yu Tsai , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] ARM: dts: sun8i: h2+: Enable optional SPI flash on Orange Pi Zero board Message-ID: <20201008160219.GM29778@kitsune.suse.cz> References: <20200929083025.2089-1-msuchanek@suse.de> <20201008151315.v3geykbs6musl4wq@gilmour.lan> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201008151315.v3geykbs6musl4wq@gilmour.lan> User-Agent: Mutt/1.10.1 (2018-07-13) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Oct 08, 2020 at 05:13:15PM +0200, Maxime Ripard wrote: > Hi, > > On Tue, Sep 29, 2020 at 10:30:25AM +0200, Michal Suchanek wrote: > > The flash is present on all new boards and users went out of their way > > to add it on the old ones. > > > > Enabling it makes a more reasonable default. > > > > Signed-off-by: Michal Suchanek > > --- > > arch/arm/boot/dts/sun8i-h2-plus-orangepi-zero.dts | 4 ++-- > > 1 file changed, 2 insertions(+), 2 deletions(-) > > > > diff --git a/arch/arm/boot/dts/sun8i-h2-plus-orangepi-zero.dts b/arch/arm/boot/dts/sun8i-h2-plus-orangepi-zero.dts > > index f19ed981da9d..061d295bbba7 100644 > > --- a/arch/arm/boot/dts/sun8i-h2-plus-orangepi-zero.dts > > +++ b/arch/arm/boot/dts/sun8i-h2-plus-orangepi-zero.dts > > @@ -163,8 +163,8 @@ &ohci1 { > > }; > > > > &spi0 { > > - /* Disable SPI NOR by default: it optional on Orange Pi Zero boards */ > > - status = "disabled"; > > + /* Enable optional SPI NOR by default */ > > + status = "okay"; > > > > flash@0 { > > #address-cells = <1>; > > Unfortunately, it's optional, so there's really no reason to enable it > all the time. If it's troublesome to users, then the distros or vendors > should make the changes necessary to the hardware, bootloader or their > documentation to make it easier for those users. I don't understand the reasoning. Why must it be disabled when optional? By the same reasoning there is no reason to disable it all the time. Also the boards that do not have the flsh are either broken or obsolete. So most of the time enabling the flash chip is the right thing. Or do we need two DTBs like sun8i-h2-plus-orangepi-zero.dts and sun8i-h2-plus-orangepi-zero-no-spi-nor.dts There is no way to change the setting on a runnig system, the pins are routed to the flash pads anyway so are not usable for anything else. The only thing that happens on boards that do not have the flash is kernel probing it and complaining that the ID 00 00 00 is not valid SPI NOR flash memory ID. Thanks Michal Thanks Michal